ABSTRACT
PSR flyback controllers make use of primary-side information to indirectly sense the output voltage for regulation. This capability allows elimination of the conventional secondary-side error amplifier (typically TL431) and feedback opto-coupler – saving cost and standby power. However, because the output voltage can only be sampled during a switching cycle, there is always a trade-off with PSR between very-low switching frequency to achieve low standby power and the need to keep switching frequency high to maintain a fast transient response. This application note demonstrates how the UCC28633 PSR controller can be combined with the UCC24650 secondary-side fast wake-up monitor to achieve low standby power and fast transient response.
1 Introduction

PSR is ideally suited to flyback converters, where secondary-side output voltage is readily available for sensing across the transformer low-voltage bias winding, scaled by the bias-to-secondary turns ratio. Such schemes require connection of the primary-referenced bias winding to a voltage-sense pin of the PWM controller, for measurement of the reflected output voltage during the flyback interval, as shown in Figure 1. Sampling of the reflected output voltage is synchronized to the flyback-interval portion of the PWM switching cycle, as shown in Figure 2.

Figure 1. Typical PSR Flyback Power Stage and Controller

Figure 2. Indirect Output Voltage Sense through Flyback Bias Winding
2 Transient Response versus Standby Power

As shown in Figure 2, the sampling of the reflected output voltage on the bias or sense winding must be synchronized to the Flyback interval of a PWM switching cycle. In between switching cycles, the primary-side controller is effectively “blind” to any deviations in the output voltage. This differs from conventional secondary-side error-amplifier plus opto-feedback schemes, where the secondary-side error amplifier continuously monitors the output voltage.

To achieve very low standby power targets, such as ≤30 mW, the PWM switching frequency of PSR controllers is commonly decreased as load power decreases. As the load power approaches zero, the PWM frequency can decrease well below 1 kHz; for example, the UCC28633 PSR controller has a minimum switching frequency $F_{\text{min}}$ of just 200 Hz. This very-low minimum frequency allows for power supply designs that can achieve very-low standby power.

However, as noted previously, in between switching cycles, the PSR controller is “blind” to any changes in output voltage. So, if the power supply is running at or near zero-load standby level, and a large load transient is applied, the response of the primary controller will be very dependent on the relative timing between the application of the load step, and the next timed PWM cycle. If the primary controller is operating at an $F_{\text{min}}$ of 200 Hz for example, then the worst-case delay is up to 5 ms before the next switching cycle; during this interval, the drop in system output voltage is entirely a function of the load current and the amount of output hold-up capacitance (see Figure 4).

![Figure 3. Output Transient Drop at $F_{\text{min}}$ – When Load Step Occurs just After PWM Cycle](image)

By making use of the UCC28633 PSR controller and the UCC24650 secondary-side voltage monitor and wake-up IC, the user can design a PSR flyback power supply that can achieve good transient response and low standby power.
3 UCC28633 External Wake Input at VSENSE Pin

The UCC28633 controller supports fast PSR transient response through the VSENSE pin. When the internal control loop drives the switching frequency low enough, the controller enters a low-power sleep mode for a portion of the switching cycle. The sleep interval varies depending on the switching frequency commanded; the sleep interval is longer for lower switching frequency.

The UCC28633 can respond to a fast transient “wake” signal coupled to the VSENSE pin. If the wake signal exceeds an internal pin threshold of typically 0.8 V while the controller is in sleep mode, the sleep interval is terminated and PWM activity commences within a typical delay time of 7 \micro seconds. This dramatically improves the response to heavy load transients from zero load, or very-light load. The commencement of any sleep interval in the controller is delayed until the resonant ringing on the VENSE pin has decreased below the 0.8-V threshold for at least 2 \micro seconds. This prevents false wake-up events due to the resonant ringing. After the ringing has decreased, the wake response is enabled and the sleep interval commences.

![UCC28633 Diagram](image)

Figure 4. UCC24650 Secondary-Side Voltage Monitor and Wake-Up Circuit

The wake signal at the VSENSE pin can be generated using a secondary-side low-power voltage monitor such as UCC24650, as shown in Figure 4. For more details, see the data sheet for UCC24650. This secondary-side monitor uses the switching activity on the secondary winding to trigger refresh of an internal sample-and-hold circuit to measure and record the system output voltage at its VDD pin. Thereafter, if the actual system output voltage, as sensed at its VDD pin, drops by more than 3% of the previously sampled value, the WAKE pin is internally pulled low through a current-limited open-drain switch.
As shown in Figure 4, the main output rectifier diode must be positioned at the return side of the secondary winding, so that the GND-referenced UCC24650 WAKE function can be deployed. In effect, the WAKE pin shorts out the rectifier diode for a short interval to draw some current from the output capacitor through the transformer secondary winding. This sets up a low-level pulse of current that then rings resonantly in the power circuit, magnetizing inductance and parasitic capacitance. This causes a similar ringing voltage waveform on all transformer windings, including the bias/sense winding, which interfaces to the VSENSE pin. If the initial pulse of current drawn by the secondary WAKE pin is sufficient, then the ringing voltage at the VSENSE pin is large enough to exceed the wake-up threshold.

The UCC28633 data sheet Typical Application section includes details of how to estimate the amplitude of the wake pulse ringing at the WAKE pin. In some cases, especially at higher-rated output power, the transformer magnetizing inductance is lower, while the total switch node capacitance tends to be higher. This reduces the transformer impedance and can also result in reduced wake pulse amplitude. In these cases, the UCC24650 WAKE pin output can be augmented with an external PNP circuit Q1, R1, and R2, as shown in Figure 5. In this case, when the WAKE pin pulls low, Q1 turns on, and draws more current through the secondary winding. TI recommends to have a current limiting resistor (R1) in series with either the collector or emitter. Effectively, R1 swamps the UCC24650 internal WAKE pin resistance, $R_{WAKE}$. The setup requires a pullup resistor (R2) from base to emitter to ensure that the WAKE pin is adequately pulled up or pulled down during normal switching activity to properly trigger the internal sample and hold on the VDD pin. The external PNP device Q1 must have at least the same voltage rating as the main rectifier diode.

Figure 5. Addition of UCC24650 Secondary-Side Voltage Monitor and Wake-Up Circuit
4 Practical Demonstration Using UCC28630-EVM572

4.1 EVM572 Modifications

To demonstrate the UCC28633/UCC24650 capability, a standard 65-W average/130-W peak UCC28630 EVM module (UCC28630-EVM572) was modified to accommodate the secondary-side UCC24650. The board was modified to accommodate the secondary side wake-up IC UCC24650. The following list shows the required changes, and Figure 6 shows the modifications to the standard EVM572 schematic.

Required changes to EVM572 to support fast wake-up chipset:

• Replace the pre-inserted UCC28630D with UCC28633D.
• Remove output rectifier Diode D7 (and associated heatsink).
• Insert shorting wire links from the D7 anode terminals to the D7 cathode terminal.
• Cut the bottom-side trace going from transformer pins 10 and 11 to the output RET net.
• Connect diode D7 between transformer pins 10 and 11 and the output RET net. The cathode terminal should connect to the transformer pins, and the anode terminals should connect to the RET net. See Figure 6 mark-up for details.
• Connect UCC24650 device to RET and +VOUT nets as shown in the schematic mark-up.
• Connect PNP transistor (choose minimum 100-V rated Vce, suggest FMMTA92 or similar) plus resistors as shown in schematic mark-up, between the WAKE pin of UCC24650, output RET, and D7 cathode.
Figure 6. Modification of Standard EVM572 Schematic to Add UCC28633 PSR Controller and UCC24650 Secondary-Side Voltage Monitor and Wake-Up Circuit
5 Test Results

5.1 Standard EVM572

Before making any modifications, the standard EVM572 was tested for standby power and for no-load to full-load transients, with the results shown in Table 1 and Figure 7. The design is optimized for low standby power (to meet a specification of <70 mW), but this comes at the expense of very poor transient performance for heavy load steps that can occur from zero-load. Worst-case transient dips of 11.7 V were measured out of a 19.5-V set-point (60% dip).

Table 1. Measured Standby Power

<table>
<thead>
<tr>
<th>Vin (V)</th>
<th>F (Hz)</th>
<th>Pin (W) Measured</th>
<th>Pin (W) Max Specification</th>
<th>Vout (V)</th>
<th>Pass?</th>
</tr>
</thead>
<tbody>
<tr>
<td>115</td>
<td>60</td>
<td>0.0524</td>
<td>0.070</td>
<td>19.65</td>
<td>PASS</td>
</tr>
<tr>
<td>230</td>
<td>50</td>
<td>0.0585</td>
<td>0.070</td>
<td>19.79</td>
<td>PASS</td>
</tr>
</tbody>
</table>

Figure 7. Zero-Load to Full-Load Transient Response on Standard EVM572

90 Vac, load step 0 to 3.4 A
Ch4: Vout; Ch3: Iload; Ch1: Gate drive
5.2 Standard EVM572 With Added Pre-Load

The standard EVM572 was modified slightly to add more pre-load to the output. This addition was achieved by adding some on-board load resistance across the output. To meet a similar timing response as the UCC24650 secondary-side wake IC, the pre-load was calculated such that the average PWM frequency in standby would be approximately 4 kHz; this gives the required time delay between PWM cycles such that a drop in $V_{out}$ for a full-load step would be approximately 3% in between switching cycles—the same as the UCC24650 drop in $V_{out}$ required to trigger a wake-up pulse. For the EVM572 power stage, the pre-load resistance required is approximately 1 kΩ.

The modified EVM was then tested for standby power and no-load to full-load transients, with the results shown in Table 2 and Figure 8. The design now achieves significantly better transient response – worst-case 1.34-V drop out of 19.5 V (or 6.9%), but this comes at the expense of significantly higher standby power.

### Table 2. Measured Standby Power

<table>
<thead>
<tr>
<th>Vin (V)</th>
<th>F (Hz)</th>
<th>Pin (W) Measured</th>
<th>Pin (W) Max Specification</th>
<th>Vout (V)</th>
<th>Pass?</th>
</tr>
</thead>
<tbody>
<tr>
<td>115</td>
<td>60</td>
<td>0.452</td>
<td>0.070</td>
<td>19.65</td>
<td>FAIL</td>
</tr>
<tr>
<td>230</td>
<td>50</td>
<td>0.441</td>
<td>0.070</td>
<td>19.79</td>
<td>FAIL</td>
</tr>
</tbody>
</table>

Figure 8. Zero-Load to Full-Load Transient Response on Modified EVM572 with 1-kΩ Pre-Load
5.3 **Modified EVM572 With UCC24650**

Finally, the EVM572 was modified to remove the previous extra resistive pre-load, and further modified to include the secondary-side monitor/wake-up IC UCC24650, as detailed in Section 4.1 and Figure 9. The system no-load standby power and transient response were measured.

### Table 3. Measured Standby Power

<table>
<thead>
<tr>
<th>Vin (V)</th>
<th>F (Hz)</th>
<th>Pin (W) Measured</th>
<th>Pin (W) Max Specification</th>
<th>Vout (V)</th>
<th>Pass?</th>
</tr>
</thead>
<tbody>
<tr>
<td>115</td>
<td>60</td>
<td>0.054</td>
<td>0.070</td>
<td>19.65</td>
<td>PASS</td>
</tr>
<tr>
<td>230</td>
<td>50</td>
<td>0.060</td>
<td>0.070</td>
<td>19.79</td>
<td>PASS</td>
</tr>
</tbody>
</table>

As can be seen, very low standby power performance was maintained (<2 mW increase from addition of the UCC24650, which can be compensated for by a slight increase in R18 in Figure 6).

The design achieves 60-mW standby for a power supply that is rated to 130-W peak. The standby power is <0.05% of peak power. Transient response is good, despite the low standby power; 1.3 V or 6.7% dip.

![Figure 9. Zero-Load to Full-Load Transient Response on Modified EVM572 With UCC24650](image)

Figure 10 and Figure 11 show detailed plots of the waveform at the bias/sense winding and show a zoom-in of the ringing wake-up pulse waveform generated by the secondary-side wake-up IC, as measured on the primary-side bias/sense winding.
**Wake-Up Delay**

~7 ms/c85

**Wake-Up Pulse**

**PWM Cycle**

---

**Figure 10. Detailed Waveforms during the Load Step Event**

90 Vac, load step 0 to 3.4 A

Ch2: $I_{\text{out}}$; Ch3: $V_{\text{out}}$; Ch4: Bias wdg, ChD: Zoom C4

**Figure 11. Zoom-In of the Wake-Up Pulse and Ringing as Measured on the Primary-Referenced Bias/Sense Winding of the Transformer**

ChA: $V_{\text{out}}$; ChB: Bias wdg
6 Summary and Conclusions

Due to the trade-off between standby power and transient response for PSR, Section 5.1 and Section 5.2 show there is clear choice for most designs: optimize for low standby power or optimize for heavy-load transients that can occur when the power supply is operating at or near zero-load.

If the end-system has a sufficient minimum load, or if the end-system characteristics are such that heavy-load transients cannot occur when idling at or near zero-load, then the power supply can be designed for low standby power, without the poor transient response issue.

For applications where the end-system can demand very-heavy load steps from zero-load conditions, Section 5.3 shows that by adding the UCC24650 secondary-side monitor and wake-up IC, a dramatic improvement in transient response can be achieved, while still achieving a very-low standby power design. The addition of the UCC24650 IC only adds a further 1 to 2 mW of extra dissipation at 19.5-V output. This extra dissipation could be subsumed into the regular PSR output pre-load to maintain the same standby performance as the system without UCC24650.

Table 4 summarizes the relative performance of the EVM572 in terms of standby power and no-load to full-load transient deviation, under the three configurations tested.

<table>
<thead>
<tr>
<th>Configuration</th>
<th>$P_{\text{standby}}$ (mW) Measured at 230 Vac</th>
<th>$\Delta V_{\text{out}}$ (V/%) for 0-A to 3.4-A Step</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard EVM572</td>
<td>58.5</td>
<td>-11.7 V (~60%)</td>
</tr>
<tr>
<td>EVM572 + pre-load</td>
<td>441</td>
<td>-1.34 V (~6.9%)</td>
</tr>
<tr>
<td>EVM572 + UCC24650</td>
<td>60</td>
<td>-1.30 V (~6.7%)</td>
</tr>
</tbody>
</table>

7 References

- **UCC28630/1/2/3 High-Power Flyback Controller With Primary-Side-Regulation and Peak-Power Mode**, data sheet (SLUSBW3)
- **UCC24650 Voltage Droop Monitor With Wake-Up Output**, data sheet (SLUSBL6)

8 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.
IMPORTANTS NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td>TI E2E Community</td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td>e2e.ti.com</td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>