Minimize On-Time-Jitter and Ripple by Optimizing Compensation

Anthony Fagnani, Peter Miller and Rich Nowakowski

ABSTRACT

The TPS546D24A family of synchronous buck converters operate in continuous conduction mode (CCM) under all load conditions. The compensation components are integrated into each device, and programmable via the PMBus™ command or with the external pin MSEL1 resistor values to select pre-set values based on switching frequency and output LC filters. Noise in the current loop can affect jitter and ripple, and when designers require low output ripple and minimal on-time jitter, optimizing the voltage and current loop gain improves performance.

Table 1. Pin-Compatible TPS546D24A Family of Devices

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Output Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS546D24A</td>
<td>40A</td>
</tr>
<tr>
<td>TPS546B24A</td>
<td>20A</td>
</tr>
<tr>
<td>TPS546A24A</td>
<td>10A</td>
</tr>
</tbody>
</table>

Contents

1 Introduction ................................................................................................................... 2
2 Reduce Current Loop Gain: GMI*RVI ........................................................................... 2
3 Increase Voltage Loop Gain: GMV*RVV ...................................................................... 2
4 Adjusting Capacitance Values .................................................................................... 2
5 Other Suggestions ........................................................................................................ 2

List of Tables

1 Pin-Compatible TPS546D24A Family of Devices .............................................................. 1
2 Table of Terms ............................................................................................................... 2

Trademarks

PMBus is a trademark of SMIF, Inc.
All other trademarks are the property of their respective owners.
1 Introduction

The devices use an average current-mode control architecture with independently programmable current error integration and voltage error integration loops. This architecture provides similar performance to peak current-mode control without restricting the minimum on-time or minimum-off time control, allowing the gain selection of the current loop to effectively set the slope compensation. Consider the following suggestions to reduce jitter and improve output voltage ripple.

### Table 2. Table of Terms

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current loop gain</td>
<td>GMI*RVI</td>
</tr>
<tr>
<td>Voltage loop gain</td>
<td>GMV*RVV</td>
</tr>
<tr>
<td>Voltage loop integrating capacitor</td>
<td>CZV</td>
</tr>
<tr>
<td>Current loop integrating capacitor</td>
<td>CZI</td>
</tr>
<tr>
<td>Voltage loop filter capacitor</td>
<td>CPV</td>
</tr>
<tr>
<td>Current loop filter capacitor</td>
<td>CPI</td>
</tr>
</tbody>
</table>

2 **Reduce Current Loop Gain: GMI*RVI**

- Reduce current loop gain to reduce impact of noise in the current loop.
- Using a lower GMI gives some improvement even if the product of GMI*RVI is kept the same. Use either 25 µS or 50 µS. Consider using 50 µS to help with the placement of the pole from CPI. Higher GMI allows lower RVI and larger CPI for the same pole location.
- Set the ILOOP gain set to target an ILOOP crossover near 1/4th the switching frequency (fsw) or lower. Consider compensation which gives an estimated ILOOP crossover below the VLOOP crossover. Only set the ILOOP crossover < VLOOP crossover if you measure the bode plot to ensure sufficient phase margin.

3 **Increase Voltage Loop Gain: GMV*RVV**

- Increase voltage loop gain so the voltage loop can react to noise from the current loop.
- When maximizing the VLOOP gain, consider increasing the GMV to reduce the required RVV resistor. This will help push the pole from CPV to a higher frequency.
- Again, consider trying to set the VLOOP crossover near or above the estimated ILOOP crossover.

4 **Adjusting Capacitance Values**

- Minimize CZV capacitance to increase low frequency gain of the voltage loop.
- Based on measurements, it appears most of the noise appearing on the output is <10 kHz, and increasing the low frequency gain may help. However, this does not seem to have a significant effect in all cases.
- To start out, try choosing CZV capacitance to target a zero at VLOOP fco/4.
- Choose CZI capacitance to the target ILOOP fco/4. However, it will not have much impact on the low frequency ripple.
- Minimize CPV capacitance to keep the pole it creates well-above the VLOOP fco, but keep some capacitance to help filter any high frequency noise.
- Keep CPI capacitance small, but try adjacent values. Start out selecting this capacitor to place the pole near fsw/2 to give the best balance between phase margin and jitter.

5 **Other Suggestions**

Reducing VDD5 to 4.1 V can reduce the ripple, but with the trade-off of some additional power loss and lower efficiency.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated