Application Note

UCC25640x LLC Resonant Controller Features Brief Overview and Bring up Guidelines

Manikanta Pallantla, Ben Lough

ABSTRACT

The UCC25640x is the latest family of LLC controllers from Texas Instruments. The UCC25640x has improved features and optimized performance compared to the previous generation devices UCC25630x. This application note briefly discusses each feature of the controller using block diagrams and typical waveforms. Finally, it goes through power up procedure and debugging tips for each pin of the controller.

Table of Contents

1 UCC25640x Selection Guide ................................................................. 3
2 UCC25640x Features Brief Overview ....................................................... 4
   2.1 High Voltage(HV) Startup .......................................................... 4
   2.2 XCAP Discharge ...................................................................... 6
   2.3 Feedback Chain ....................................................................... 9
   2.4 Hybrid Hysteresis Control and VCR Pin Voltage and Gate Pulse Generation .................................................................................. 12
   2.5 Soft Start ................................................................................. 14
   2.6 Burst Mode ............................................................................. 17
   2.7 Adaptive Dead Time Control ....................................................... 21
   2.8 Fault Management .................................................................. 21
   2.9 ZCS Region Prevention Scheme .................................................. 24
3 UCC25640x Power Up Guidelines and Debugging Notes ....................... 25
   3.1 Power Up Procedure .................................................................. 25
   3.2 HV Pin .................................................................................. 25
   3.3 VCC Pin ............................................................................. 25
   3.4 BLK Pin .............................................................................. 26
   3.5 FB Pin ................................................................................ 26
   3.6 ISNS Pin ............................................................................... 26
   3.7 VCR Pin ............................................................................. 26
   3.8 BW Pin ................................................................................ 26
   3.9 LL/SS Pin ........................................................................... 27
   3.10 LO Pin ............................................................................... 27
   3.11 RVCC Pin ........................................................................ 27
   3.12 HS, HO, HB Pins ................................................................... 27
4 References ......................................................................................... 28

List of Figures

Figure 2-1. HV Startup for 402 and 404 Devices ........................................... 4
Figure 2-2. HV Startup with External Bias for 403 Devices ............................ 5
Figure 2-3. HV, VCC, X-cap Discharge Internal Block Architecture .................. 5
Figure 2-4. HV Startup Block Diagram ....................................................... 6
Figure 2-5. Voltage at HV Pin for Zero Crossing Detection ............................ 6
Figure 2-6. X-cap discharge internal block diagram ...................................... 7
Figure 2-7. Xcap Discharge .................................................................... 7
Figure 2-8. Test Condition: AC Plugged in, BLK UVLO; Ch1 – LO, Ch2 – VCC, Ch3 – RVCC, Ch4 – HV ................................................................. 8
Figure 2-9. Zoomed In: Test Condition: AC Plugged in, BLK UVLO; Ch1 – LO, Ch2 – VCC, Ch3 – RVCC, Ch4 – HV ................................................................. 8
Figure 2-10. Waveform Capture of AC Input Removal and X-cap Discharge ......................... 8
Figure 2-11. Feedback Chain Block Diagram .............................................. 9
Figure 2-12. FBreplica Generation ............................................................. 9
Figure 2-13. Feedback Chain Block Diagram
Figure 2-14. VTH and VTL During Startup, Burst Mode, ZCS and Normal Operation
Figure 2-15. Ch1 - LO, Ch2-FB, Ch3- (HO-HS), Ch4-Iout
Figure 2-16. HHC Basic Scheme
Figure 2-17. HHC Control Basic Waveforms
Figure 2-18. Ch1 – LO, Ch2 – VCR, Ch3 – ISNS, Ch4 – Resonant Inductor Current
Figure 2-19. LL/SS Pin
Figure 2-20. Soft Start Timing
Figure 2-21. Startup waveform Ch1 – HO Ch2 – LO Ch3 – FB Ch4 – LL/SS
Figure 2-22. a) With Soft Start Initial Voltage (Vssinit) is Zero Volts b) Vssinit not at 0 V
Figure 2-23. High Side MOS Current Without Initial Voltage on LL/SS Pin
Figure 2-24. High Side MOS Current with 0.5 V Initial Voltage on LL/SS Pin
Figure 2-25. With Burst Soft On and Soft Off with Minimal 40 Pulses
Figure 2-26. With No Burst Soft On and Soft Off with Minimal 16 Pulses
Figure 2-27. Internal Diagram and Typical Circuit of BW Pin of UCC25640X
Figure 2-28. UCC25640x BMTH Programming Circuit
Figure 2-29. Switching Pattern with Burst Mode Disabled
Figure 2-30. IC Version with Burst Soft On or Off enabled Ch1 – LO; Ch2 – VOUT; Ch3 – HO-HS; Ch4 – IRES; Zoomed in Version
Figure 2-31. IC Version with Burst Soft On Off enabled Ch1 – LO; Ch2 – VOUT; Ch3 – HO-HS; Ch4 – IRES; Zoomed out Version
Figure 2-32. Adaptive Dead Time Control
Figure 2-33. Over Current Protection (OCP) Protection
Figure 2-34. High Side Switch Current Extraction from ISNS Signal
Figure 2-35. OCP 2: 2 ms
Figure 2-36. OCP 3: 50 ms
Figure 2-37. OVP Protection Using Auxiliary Winding
Figure 2-38. State Diagram for UCC25640x
Figure 2-39. Timing Diagram of a ZCS Event
Figure 3-1. Application Schematic

Trademarks
All trademarks are the property of their respective owners.
# 1 UCC25640x Selection Guide

## Table 1-1. Device Comparison Table

<table>
<thead>
<tr>
<th></th>
<th>UCC256402</th>
<th>UCC256402A</th>
<th>UCC256403</th>
<th>UCC256403A</th>
<th>UCC256404</th>
<th>UCC256404A</th>
<th>UCC256404B</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Key Application</strong></td>
<td>Lighting/ Industrial</td>
<td>Lighting/ Industrial</td>
<td>TV OLED Screen/ Telecom/ Industrial</td>
<td>TV OLED Screen/ Telecom/ Industrial</td>
<td>TV - WLLC</td>
<td>TV - WLLC</td>
<td>TV - WLLC</td>
</tr>
<tr>
<td><strong>Burst Packet Size</strong></td>
<td>16</td>
<td>16</td>
<td>40</td>
<td>16</td>
<td>40</td>
<td>16</td>
<td>40</td>
</tr>
<tr>
<td><strong>Burst Soft On/Off</strong></td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>HV Startup</strong></td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>Auxiliary Supply Required</strong></td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>X-Cap Discharge (XCD)</strong></td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>BLK/DC Stop</strong></td>
<td>2.2 V/249 V</td>
<td>2.2 V/249 V</td>
<td>2.2 V/249 V</td>
<td>2.2 V/249 V</td>
<td>0.9 V/102 V</td>
<td>0.9 V/102 V</td>
<td>0.9 V/102 V</td>
</tr>
<tr>
<td><strong>BLK/DC OVP</strong></td>
<td>NA</td>
<td>4 V/453 V</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td><strong>BW OVP Mode</strong></td>
<td>Restart</td>
<td>Restart</td>
<td>Restart</td>
<td>Latch</td>
<td>Restart</td>
<td>Latch</td>
<td>Restart</td>
</tr>
<tr>
<td><strong>Other Fault Mode</strong></td>
<td>Restart</td>
<td>Restart</td>
<td>Restart</td>
<td>Restart</td>
<td>Restart</td>
<td>Restart</td>
<td>Restart</td>
</tr>
<tr>
<td><strong>PFC Off in Standby Mode</strong></td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>VCC startup voltage that will initiate startup process</strong></td>
<td>26 V</td>
<td>26 V</td>
<td>10.9 V</td>
<td>10.9 V</td>
<td>26 V</td>
<td>26 V</td>
<td>26 V</td>
</tr>
</tbody>
</table>

(1) Typical startup, shutdown and overvoltage values assume Bulk Divider ratio 113.33:1

The UCC256404B maximum XCD test current is lower (1.3mA) compared to the maximum XCD test currents of the 404 and 404A (1.7mA). This difference helps to reduce stand-by power loss when using the UCC256404B during very-light-load to no-load conditions.
2 UCC25640x Features Brief Overview

2.1 High Voltage (HV) Startup

2.1.1 HV Startup Procedure

Figure 2-1 shows the startup procedure for UCC256402 and UCC256404 devices. Here we can observe that RVCC will be enabled only when VCC reaches 26 V.

1. Lower HV charge is used when VCC is low
2. Higher HV charge current is used when VCC is high
3. HV Startup ends when VCC hits 26V
4. When BLK pin voltage reaches BLK start threshold, controller enters into wakeup state.
5. Boot capacitor is charged just before the softstart by applying a long LO pulse
6. Soft start is initiated
7. After the softstart, VCC is charged through the bias winding
8. When the fault idle time expires (1s), JFET turns on again
9. When the VCC drops below VCC Restart JFET, JFET will turn on again

Figure 2-1. HV Startup for 402 and 404 Devices
2.1.2 HV Startup with External Bias

As mentioned in Table 1-1, 403 devices does not have an HV startup. Auxiliary supply is needed to startup these devices. Figure 2-2 shows the startup procedure for UCC256403 devices with auxiliary supply.

![HV Startup with External Bias for 403 Devices](image-url)

**Figure 2-2. HV Startup with External Bias for 403 Devices**

2.1.3 HV Start-up, VCC, X-cap Discharge Internal Block Diagram

- Figure 2-3 shows the internal architecture of the HV, VCC, X-cap discharge block.
- The switch S1 shown in Figure 2-3 controls high voltage startup for the device. Once the VCC pin exceeds the VccStartSelf (402 and 404 devices), this switch will be turned off which means HV startup is finished.

![HV, VCC, X-cap Discharge Internal Block Architecture](image-url)

**Figure 2-3. HV, VCC, X-cap Discharge Internal Block Architecture**
2.1.4 HV Startup External Resistor

The typical recommended resistor value for $R_{HV}$ shown in Figure 2-4 is 5k Ohm.

![HV Startup Block Diagram](image)

Figure 2-4. HV Startup Block Diagram

2.2 XCAP Discharge

2.2.1 IEC Standards

- IEC60950 and IEC60065: 1s after AC disconnect, the remaining voltage on x-capacitor should be less than 37% of the initial voltage.
- IEC62368: 2s after AC disconnect, the remaining voltage on x-capacitor should be less than 60 V.

![Voltage at HV Pin for Zero Crossing Detection](image)

Figure 2-5. Voltage at HV Pin for Zero Crossing Detection
2.2.2 Detecting AC presence

- HV pin is connected to Line and Neutral through two rectifier diodes as shown in Figure 2-4; This pin's voltage is used to detect if AC is present.
- Under ideal conditions when AC is connected, the HV pin should detect the zero crossing where the voltage between Line and Neutral reaches 0 V twice per cycle. However, due to the parasitic capacitance of the diode bridge, the voltage at HV will not reach zero. To overcome this, current is sunked from HV to GND.

![Figure 2-6. X-cap discharge internal block diagram](image)

- The switch S2 highlighted in Figure 2-6 controls the Ixcap test current to determine if AC is still connected. The logic is looking for the HV pin to be pulled below 9V. Note this test current goes to gnd.

2.2.3 Test Current Injection for Zero Crossing Detection

- Test current I1 is applied to check if HV pin voltage is <9 V threshold.
- When HV pin voltage falls below 9 V, test current is turned off and controller waits 700 ms before applying I1 again.
- I1 test current is on for maximum of 12 ms. If HV pin does not satisfy <9 V requirement, test current is increased to I2, then I3 and finally, I4.
- I4 test current maximum on time is 48 ms.
- If zero crossing is not detected during the test current period, a discharge current of 11.5 mA (typical value) is applied for 350 ms from HV to GND as shown in Figure 2-7.

![Figure 2-7. Xcap Discharge](image)
2.2.4 Typical Waveforms of HV Startup and XCAP Discharge

In Figure 2-8 and Figure 2-9, we can observe that whenever test current being injected (for every 700 ms) HV pin voltage is being pulled down. Also, when VCC is reduced to VCCRestartJFET threshold, VCC charging is initiated.

Figure 2-10. Waveform Capture of AC Input Removal and X-cap Discharge
2.3 Feedback Chain

As UCC25640x is a primary side LLC controller, the output voltage/current is regulated by a voltage/current regulator circuit located on the secondary side of the isolation barrier. The demand signal from the secondary side regulator circuit is transferred across the isolation barrier via an opto-coupler (U1) as shown in Figure 2-11.

![Figure 2-11. Feedback Chain Block Diagram](image)

### 2.3.1 FBreplica Generation

- FB pin is supplied with an IFB current source
- The optocoupler collector voltage maintained at approximate constant voltage (~5.6 V) when FB sourcing current is less than IFB. Due to this, no extra pole introduced due to the optocoupler parasitic capacitor
- The FB clamp circuit is to provide extra 82μA current to the FB pin when needed to prevent FB voltage drop and to maintain good transient performance
- The Optocoupler current is reflected as the FBreplica in the IC for control purpose
- Voltage at the RFB is given by FBreplica = (IFB-optocoupler) * RFB where RFB typical value is 100 kohm and IFB typical values are 82 μA (for 402, 404 devices) and 164 μA (403, 403A devices).
- If the current through optocoupler is zero during the heavy output load, FB pin voltage will be clamped to internal whereas FBreplica is clamped to 6 V.
2.3.2 Vcomp Signal and Threshold Voltages

- Vcomp is the control effort used to determine the switching frequency of the LLC in UCC25640x.
- During soft start, Vcomp is the lower value between FBreplica and Soft start signal.
- During burst mode, Vcomp is the higher value between FBreplica and BMTL (Minimal burst mode entry threshold).
- Threshold voltages for VCR are given as $V_{TH} = V_{CM} + V_{COMP}/2$ and $V_{TL} = V_{CM} - V_{COMP}/2$ where $V_{CM}$ is 3 V. These can be seen in Figure 2-14.

![Figure 2-13. Feedback Chain Block Diagram](image)

![Figure 2-14. VTH and VTL During Startup, Burst Mode, ZCS and Normal Operation](image)
2.3.3 FB Pin Voltage Typical Waveform at no Load

Figure 2-15 shows the FB pin voltage during no load. Here we can see that FB pin voltage is close to 5.6 V whenever FB pin current value is smaller than the sum of IFB current source and the clamp current source. Otherwise it is at zero.

![FB Pin Voltage Waveform](image_url)

**Figure 2-15. Ch1- LO, Ch2-FB, Ch3- (HO-HS), Ch4-Iout**
2.4 Hybrid Hysteretic Control and VCR Pin Voltage and Gate Pulse Generation

2.4.1 Hybrid Hysteretic Control

Hybrid Hysteretic Control (HHC) is a charge control with added frequency ramp. It is analogous to current mode control with added slope compensation of a PWM converter. HHC control enables the LLC resonant converter to achieve higher bandwidth and faster transient response.

![HHC Basic Scheme](image)

Figure 2-16. HHC Basic Scheme

![HHC Control Basic Waveforms](image)

Figure 2-17. HHC Control Basic Waveforms
\[ V_{\text{comp}} = (I_{FB} - I_{\text{opto}}) \cdot R_{FB} \]  
(1)

\[ V_{TH} = V_{CM} + \frac{V_{\text{comp}}}{2} \]  
(2)

\[ V_{TL} = V_{CM} - \frac{V_{\text{comp}}}{2} \]  
(3)

\[ V_{TH} - V_{TL} = V_{CM} + \frac{V_{\text{comp}}}{2} - V_{CM} + \frac{V_{\text{comp}}}{2} = V_{\text{comp}} \]  
(4)

\[ \Delta V_{CR} = \frac{C_{up}}{C_{up} + C_{dw}} \cdot \Delta V_{r} + \frac{1}{C_{up} + C_{dw}} \cdot I_{\text{ramp}} \cdot \frac{T_{sw}}{2} \]  
(5)

\[ \Delta V_{CR} = V_{TH} - V_{TL} = V_{\text{comp}} \]  
(6)

\[ \Delta V_{CR} = V_{\text{comp}} \equiv \frac{C_{up}}{C_{up} + C_{dw}} \cdot \frac{1}{C_{r}} \cdot T_{sw} \cdot I_{in(\text{avg})} + \frac{1}{C_{up} + C_{dw}} \cdot I_{\text{ramp}} \cdot \frac{T_{sw}}{2} \equiv \frac{C_{up}}{C_{dw}} \cdot \frac{1}{C_{r}} \cdot T_{sw} \cdot I_{in(\text{avg})} + \frac{1}{C_{dw}} \cdot I_{\text{ramp}} \frac{T_{sw}}{2} \]  
(7)

2.4.2 VCR Pin Voltage

The VCR pin voltage is one of the important signals for this LLC controller as this signal determines turn on instants of the both low side and high side switches.

- The resonant capacitor voltage is sensed using lossless capacitor divider (Cup and Cdw) as shown in Figure 2-16.
- The VCR waveform is composed of two components: the sampled resonant capacitor voltage and the voltage due to internal frequency compensation current. This frequency compensation is added using two well-balanced current sources (Iramp) as shown in Figure 2-16.
- The added compensation will make the VCR signal in the form of a triangle voltage superimposed on the sinusoidal resonant capacitor voltage (Vr). Equation 5 gives the relation between change in VCR pin voltage and the change in resonant capacitor voltage and the frequency compensation current.
- Equation 7 gives the relation between change in VCR pin voltage and the Vcomp signal and average input current and slope compensation current. When the output power is high, converter operates similar to charge control as the input average current component given in Equation 7 dominates the added frequency component. The slope compensation has a small impact on transfer function. The overall transfer function will be approximately first order plant transfer function similar to charge control. When output power is low, converter operates in direct frequency control as the input average current will be very small. These operations will be true assuming we set the proper mix between the sampled voltage and the compensation current in the VCR pin signal. This needs proper selection of Cup and Cdw capacitors.
- Figure 2-17 shows that when VCR > VTH, high side gate signal (HO) turns off and when VCR < VTL, high side gate signal (LO) turns off. These thresholds are related to Vcomp signal as given in Equation 2 and Equation 3. The turn on instants of the HO and LO signals depends on the adaptive dead time control given in the Section 2.7.
- VCR pin also has a common mode voltage (VCM) of 3 V and the peak to peak voltage should be less than 6V at the minimum operating input voltage with maximum load.
- The VCR voltage affects the initial switching frequency profile during startup so it is important to make sure there is sufficient margin to avoid tripping OCP when starting into maximum load. The initial switching frequency also impacts the startup timing. Section 2 of the UCC25630x Practical Design Guidelines gives more detail regarding the impact of VCR voltage on startup behavior.
2.4.3 VCR Typical Waveform

Figure 2-18. Ch1 – LO, Ch2 – VCR, Ch3 – ISNS, Ch4 – Resonant Inductor Current

- In Figure 2-18, an obvious transition can be noticed on VCR voltage at gate transition edges.
- $V_{comp}$ can be measured as difference between VCR values ($V_{CR1}-V_{CR2}$) during the switching instants.

2.5 Soft Start

LL/SS (Light Load and Soft start) pin is used for programming soft start ramp rate, burst mode high threshold and the initial frequency at the startup.
2.5.1 Soft Start Timing

- LL/SS pin capacitor determines Soft start control signal ramp rate. This would make sure initial frequency is slowly ramps down until feedback signal takes over as shown in Figure 2-14. This ramp rate helps to avoid the stress in the power stage components during the startup. Note that burst mode is disabled during the soft start which is shown in Figure 2-20.

- LL/SS pin resistors and capacitor together programs the initial voltage on the pin for startup.

- LL/SS pin resistors programs the burst mode high threshold.

![Figure 2-20. Soft Start Timing](image)

**Figure 2-20. Soft Start Timing**

**Figure 2-21. Startup waveform Ch1 – HO Ch2 – LO Ch3 – FB Ch4 – LL/SS**
2.5.2 Soft Start Initial Voltage Programming

Figure 2-22. a) With Soft Start Initial Voltage (Vssinit) is Zero Volts b) Vssinit not at 0 V

- Figure 2-22 shows that, Vssinit voltage adjusts the maximum startup switching frequency. This helps to prevent the hard switching at the startup which is shown in Figure 2-23.
- The suggested range for the Vssinit would be 0 V to 1 V.

Figure 2-23. High Side MOS Current Without Initial Voltage on LL/SS Pin

Figure 2-24. High Side MOS Current with 0.5 V Initial Voltage on LL/SS Pin
2.6 Burst Mode

Burst Mode Threshold (BMT), is an internal voltage threshold used to determine at what percentage of full load the device will enter/exit burst mode operation. The relationship between BMT and burst mode enter/exit load condition is dependent on the power stage and VCR capacitors. Typically, higher BMT means the device will enter/exit burst mode at a heavier load condition. From the system side, this typically leads to higher light load efficiency and higher output voltage ripple. In UCC25640x, BMT is a fully programmable parameter that can be used to optimize the light load efficiency and output voltage ripple.

2.6.1 Burst Patterns

UCC256403 and UCC256404 uses the burst pattern shown in Figure 2-25 with minimal 40 pulses where burst soft on and soft off are enabled. This burst soft-on and soft-off can effectively help to minimize the audible noise during burst mode operation.

UCC256402, UCC256402A, and UCC256404A uses the pattern shown in Figure 2-26 with 16 minimal pulses. This burst pattern helps to minimize the voltage ripple during the burst mode.
2.6.2 BMTL/BMTH Ratio Programming

![Diagram of BMTL/BMTH Ratio Programming](image)

Figure 2-27. Internal Diagram and Typical Circuit of BW Pin of UCC25640X

\[
R_{BW} = \frac{RBW_H \cdot RBW_L}{RBW_H + RBW_L}
\]  

(8)

- BW pin is multiplex for BMTL/BMTH ratio programming and Over voltage protection (OVP). This pin sources a fixed current of 54 uA before soft start to determine the BW voltage and it is internally compared with a series of voltage levels to determine the BMTL/BMTH ratio. It would take 2 ms to determine this BW pin voltage.
- In case if the capacitor is connected the BW pin to eliminate the high frequency noise, its value should be such that time constant of RBW and CBW much less than 2 ms of the proper programming.
- Based on the BW pin equivalent resistance (\(R_{BW}\) value as given in Equation 8), the ratio of BMTL and BMTH is determined as shown in the Table 2-1

<table>
<thead>
<tr>
<th>Option</th>
<th>(R_{BW})</th>
<th>BMTL/BMTH</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>&gt; 24.7 k</td>
<td>0.95</td>
</tr>
<tr>
<td>2</td>
<td>17.1 k – 19.9 k</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>12.5 k – 13.6 k</td>
<td>0.9</td>
</tr>
<tr>
<td>4</td>
<td>9.02 k – 9.81 k</td>
<td>0.8</td>
</tr>
<tr>
<td>5</td>
<td>6.48 k – 6.85 k</td>
<td>0.6 (No Vssinit)</td>
</tr>
<tr>
<td>6</td>
<td>4.45 k – 4.73 k</td>
<td>0.6</td>
</tr>
<tr>
<td>7</td>
<td>2.42 k – 3.04 k</td>
<td>0.4 (Burst disabled)</td>
</tr>
<tr>
<td>8</td>
<td>Shorted</td>
<td>0.6</td>
</tr>
</tbody>
</table>
2.6.3 BMTH Generation

- Burst mode thresholds will be programmed after startup process is finished.
- Once the startup is finished, LL/SS pin is kept constant at 3.5 V.
- Current sinks to LL/SS pin is the current mirrored flowing through an internal RLL (100kΩ) and the voltage on the RLL is nothing but BMTH.
- The current flowing into the LL/SS pin is derived as
  \[ I_{LLSS} = \frac{RVCC - 3.5V}{R2} - \frac{3.5V}{R1} \]
  (9)
- BMTH voltage is given by
  \[ BMTH = I_{LLSS} \cdot RLL = I_{LLSS} \cdot 100kΩ \]
  (10)
  \[ BMTH = \left( \frac{13V - 3.5V}{R2} - \frac{3.5V}{R1} \right) \cdot 100kΩ \]
  (11)
- Burst mode thresholds will be kept at a minimum value of 0.2 when R2 removed to limit the maximum operating switching frequency.

2.6.4 Interpreting BMTL and BMTH

- BMTL is the effective burst mode threshold (entering and exiting) from system level. BMTL and FBreplica are the inputs for the pick higher block.
- Internally, for digital state machine, BMTL is the burst mode entering threshold and BMTH is the burst mode exiting threshold. When Vcomp is between BMTL and BMTH, the switching pulses are continuous.
- ZCS protection disabled when Fbreplica is lower than BMTH. So BMTH can be adjusted to prevent nuisance ZCS protection.

2.6.5 Soft On or Off

- During the first 7 steps and last 7 steps of the burst packets (as shown in Figure 2-25), Vcomp uses a smaller value to generate ramped resonant current in UCC256403 and UCC256404 devices.
- Soft on or off is terminated when Fbreplica is higher than BMTH, to achieve good transient performance.
2.6.6 Operation when Burst Mode Disabled

- Figure 2-29 shows that, when the burst mode is disabled (using option 7 given in Table 2-1), switching pulses are not turned off even when the Fbreplica becomes lower than BMTL.
- BMTL becomes the effective maximum switching frequency limiter.
- When burst mode is disabled, FBreplica needs to be higher than BMTL at steady state. Otherwise, LLC output voltage will lose regulation as it continues deliver more energy than what is demanded from the feedback. For a transient period, it is acceptable for FBreplica to be lower than BMTL.

2.6.7 Typical Waveforms

- In Figure 2-30, we can observe that the resonant current slowly ramps up and ramps down due to the soft-on and soft-off introduced in UCC25640x. This burst mode soft-on and soft-off can effectively reduce the audible noise at standby operation.
2.7 Adaptive Dead Time Control

![Adaptive Dead Time Control Diagram](image)

- LO turns on when HS detects a slew rate change from high to low (During a switching transition, the slew rate rises up first and then drops back to zero) – indicating HS voltage reaches the minimal value. So, the dead time from HO to LO is automatically adjusted based on HS voltage.
- Minimal detectable slew rate is 0.1 V/ns (check when HS at 20 V).
- Dead time from LO to HO is copied from the previous HO to LO switching.

2.8 Fault Management

2.8.1 OCP Protection

![Over Current Protection (OCP) Protection Diagram](image)

- Resonant current is reconstructed as ISNS voltage using a differentiator connected to the resonant capacitor.
- OCP1 (OCP1Th: 4 V) is for output short circuit protection; it checks the magnitude of the resonant current.
- OCP2 (OCP2Th: 0.6 V) is for over-load protection; it checks the average DC input current. The time the average input current needs to stay above OCP2 threshold before OCP2 is triggered is 2 ms.
- OCP3 (OCP3Th: 0.43 V) is also for over-load protection but it has lower threshold value compared to OCP2, OCP1; it checks the average DC input current. The time the average input current needs to stay above OCP3 threshold before OCP3 is triggered is 50 ms.
- DC input current is reconstructed by capturing the current flowing through high side MOSFET.
- Internally, ISNS voltage is truncated when HO is high and then filtered to get the average dc value.
2.8.2 OCP Fault Typical Waveforms

Figure 2-35. OCP 2: 2 ms

Figure 2-36. OCP 3: 50 ms

2.8.3 Over Voltage Protection using Bias Winding (BW OVP)

![OVP Protection Using Auxiliary Winding](image)

- Transformer bias winding can reflect the output voltage – the accuracy depends on if the bias winding coupled to the secondary side and also the load current.
- BW OVP is triggered after five consecutive cycles BW voltage crosses the thresholds (±4 V).
2.8.4 Restart or Latch

- Over Temperature (OTP), Low DC Input Voltage (BLK UVLO), Over voltage at the DC Input (BLK OVP), RVCC UVLO will also get part into fault state
- For "restart" IC version, IC goes into fault state (gate turns off, RVCC shut down, etc) and stays in fault idle state for 1s, before entering JFETON.
- For "latch" IC version, IC goes into fault state and stay latched. VCC is supplied from HV pin and regulated at ~14.5 V.
- For external fault protection, pull down the BLK pin voltage.
2.9 ZCS Region Prevention Scheme

2.9.1 ZCS Effects

- Operating at Zero Current Switching (ZCS) region leads to the primary side MOSFET’s bode diode conduction: Risk of damaging the MOSFET due to large current spike (Refer 22.3 Soft Switching in Fundamentals of Power Electronics).
- Also, Gain-frequency relationship will be reversed.

2.9.2 ZCS Detection and Prevention and Disabling

- ZCS is determined by looking for correct polarity on ISNS signal at high side gate and low side gate turn off edges.
- ZCS is detected:
  - If ISNS signal is positive at low side gate falling edge, or ISNS signal is negative at high side galling edge.
  - Next switch turn on delayed until correct Ipolarity is detected or maximum dead time of 150 us expires.
  - SS pin is pulled low to re-initiate a soft start to push system operating at higher switching frequency.
- Disable ZCS:
  - If FBreplica<BMTH this is when system is in light load, ZCS is disabled.

![Figure 2-39. Timing Diagram of a ZCS Event](image-url)
3 UCC25640x Power Up Guidelines and Debugging Notes

3.1 Power Up Procedure

- Check the HV pin. Rectified AC or DC voltage should be available depending on the IC version.
- Check the VCC voltage. It needs to reach 26 V, to enable the RVCC. In case of UCC256403/403A VCC needs to reach 10.9 V to enable the RVCC. When BLK input reaches BLKStart threshold, softstart will be initiated.
- Check the RVCC voltage, it should start when VCC reaches 26 V (10.9V for UCC256403/403A), and should stay at 13-V constant. If RVCC goes up and down every 1s, it means that there is a fault condition.
- For the fault identification, check the BLK, ISNS, and BW pins for input voltage OVP and undervoltage protection (UVP), overcurrent protection (OCP), output OVP protections. Also check VCC and RVCC voltages for undervoltage protections.
- Check gate pulses. A typical LO pulse of 265 us is an indicator of system restart.
- Check FB pin voltage. If the FB pin is pulled low, the system will not start switching.

3.2 HV Pin

- When x-cap discharge is disabled, this pin can be connected to either rectified AC or DC.
- When x-cap discharge is enabled, this pin can only be connected to rectified AC. Connecting this pin to DC might not break the device, but the system will consume more power and might run into over temperature protection
- For debugging purpose, the current flowing into the HV pin can be measured by the voltage across the HV pin series resistors.

3.3 VCC Pin

- JFET is turned off when VCC reaches VccStartSelf (26 V) (402 and 404 devices) /VccStartSwitching threshold (10.9 V) (403 device).
- When VCC reaches VCCStartSelf, RVCC turns on.
- JFET is turned on when VCC drops below VCCReStartJfet (For 402, 404, it is 9.65 V).
- It is recommended to keep VCC above 14 V during normal operation to give RVCC enough headroom.
3.4 BLK Pin

- This pin has undervoltage protection.
- Only UCC256402A has overvoltage protection at this pin.
- For startup, the BLK voltage should be at least BLKStart.
- This pin is a high impedance node. The voltage divider lower resistor and the filtering cap should be put as close as possible to the pin.
- For external shut down, its recommended to pull the BLK pin low.

3.5 FB Pin

- The voltage on this pin does not move during normal operation (unless the optocoupler is saturated), so adding a capacitor from the FB pin to ground does not add a pole to the system.
- Adding a resistor from the FB pin to ground can set a maximum clamp on Vcomp level. This can be used for maximum power level, maximum input current, and minimum frequency clamp.
- Voltage at this pin varies depending on the current being sunk:
  - If there is no current sunk at this pin, voltage at this pin will be at 7 V.
  - If the current drawn is below FB pin max source current (164 uA for 402 and 404 devices, 246 uA for 403), FB voltage will be close to 5.6 V.
  - If the current drawn is more than FB pin maximum source current (164 uA for 402 and 404 devices, 246 uA for 403), FB voltage will be 0.

3.6 ISNS Pin

- Use < 500-Ω resistor on the ISNS pin.
- Too much low pass filtering on ISNS can result in a delay in resonant current polarity sensing and error in overcurrent protection.
- Inside the ISNS pin, input current is reconstructed and averaged.
- OCP1 = 4 V during normal operation and during soft start it is 5 V, OCP2 = 0.6 V, OCP3 = 0.43 V
- To set OCP level:
  - Calculate the desired input current level (in amps) for OCP.
  - Set the desired current sense ratio by adjusting RISNS and CISNS.
- Adding some low pass filtering on ISNS can help avoid OCP1 tripping during the first few switching cycles also it helps to avoid unwanted ZCS tripping.
- To avoid OCP fault at startup:
  - Reduce the soft start offset voltage or reduce the VCR lower capacitor or increase the LL/SS capacitor.
  - These three methods can be used to increase the initial switching frequency during startup. Relaxing the OCP threshold also helps to avoid OCP at startup.

3.7 VCR Pin

- The ratio between Cup and Cdw on the VCR pin should be determined by the maximum peak-to-peak resonant capacitor voltage waveform. These capacitor values needs to be chosen such that the maximum VCR pin voltage peak to peak (occurs at the minimum operating input voltage and maximum load current) should be always less than 6 V.
- Lower Cdw results in a higher switching frequency at a given Vcomp level.
- The internal 2-mA current source is on during dead time. If VCR voltage rails out to 0 V or +7 V, it means that the dead time is very long. In case of ZCS detection, maximum dead time would be 150 us. In case of missing slew rate detection, maximum dead time would be 1.1 us. The VCR pin voltage can also rail out during burst. This is usually caused if the boot capacitor too small and the high-side gate does not turn on.

3.8 BW Pin

- The voltage level on both the half cycles on BW is sampled and compared with OVP comparator.
- OVP = +/-4 V
- Add necessary low pass filtering on this pin if there are high spikes on the BW signal.
- OVP can be disabled by removing upper resistance of the BW voltage sensing resistors. In this case lower resistor decides the BMTL/BMTH ratio.
- If this pin shorted to ground, BMTL/BMTH is 0.6.
3.9 LL/SS Pin

- This pin should have a small ground loop.
- Removing the top resistor on the resistor divider will set the burst mode threshold to the minimum value: 0.2 V. However, removing this top resistor might cause nuisance ZCS detection at lighter loads. Also, this process prevents the buildup of voltage on the soft start pin before the LLC starts switching.
- After the startup, this pin voltage will be maintained at 3.5 V.
- If the ZCS is detected, the voltage on LL/SS pin will go down from 3.5 V to ramp up the switching frequency.

3.10 LO Pin

- A long LO pulse at the beginning of switching is used to charge the boot capacitor.

3.11 RVCC Pin

- Whenever a fault happens (except ZCS fault and boot UVLO), RVCC will be shut off and the system will retry startup after 1s.
- RVCC supplies the gate driver and various internal circuits.
- During the burst mode, need to make sure there is enough VCC voltage such that RVCC is well regulated.

3.12 HS, HO, HB Pins

- High-side gate has UVLO protection.
- If one high-side pulse is missing, it usually means that the boot voltage is not enough.
- System state machine will not react to boot UVLO protection.
4 References
For additional references, see:

- Texas Instruments, *UCC25640x Design Calculator*.
- Texas Instruments, *UCC25640x Simplis Model*.
- Texas Instruments, *Designing an LLC Resonant Half-Bridge Power Converter*.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated