**Application Brief**

**Key Parameters and Driving Requirements of GaN FETs**

Hagar Mohamed, Donaldo Sanchez

**GaN Parameter Advantages**

GaN provides many advantages in relation to its parameters. GaN transistors’ $R_{ds(on)}$ value (drain to source on-state resistance) is very low in comparison to silicon which reduces conduction losses leading to more efficient devices.

GaN’s total gate charge (total charge that accumulates at the gate terminal) is a lot lower, which results in faster switching and reduction in the gate drive losses.

Since a GaN FET has no body diode, a GaN FET also has zero reverse recovery charge, thus no reverse recovery losses.

GaN FETs have lower values compared to other transistors when it comes to the maximum allowable gate-to-source voltage ($V_{gs}$) and the threshold voltage.

**Parasitics**

Similar to a MOSFET, GaN FETs also have parasitic capacitances between each terminal and parasitic inductances at each terminal. The input capacitance $C_{iss}$ is the sum of $C_{gs}$ and $C_{gd}$.

The output capacitance $C_{oss}$ is the sum of $C_{ds}$ and $C_{gd}$. The feedback capacitance or the reverse transfer capacitance $C_{rss}$ is simply $C_{gd}$.

![Figure 1. GaN FET Parasitic Model](image)

**GaN Parasitic Advantages**

The lateral structure of the enhanced GaN FET also makes it a very low capacitance device. In this lateral structure, the gate-to-source capacitance is the capacitance of the device from the 2DEG channel (2 - dimensional electron gas) to the field plate on top of the gate terminal. It consists of the junction from the gate in channel, and the capacitance of the dielectric between the gate and the field plate.

The drain-to-source capacitance is the capacitance between the field plate and the drain terminal from the channel. The value of $C_{ds}$ is limited to the capacitance across the passivisation layer from the field plate to the drain.

Lastly, the gate-to-drain capacitance is located in a small portion of the gate terminal connected to the channel.

![Figure 2. GaN FET Basic Lateral Structure with Labeled Parasitic Capacitance](image)

When it comes to the sizes of these capacitances, $C_{gd}$ is smaller in size relative to the $C_{gs}$ and $C_{ds}$ and $C_{ds}$ is smaller than $C_{gs}$. Since $C_{gs}$ is larger than $C_{gd}$, the GaN FET has good $dv/dt$ immunity and the capacitance’s size is still smaller relative to Si MOSFETs’.

With these smaller capacitances, the values for input and output capacitance, $C_{iss}$ and $C_{oss}$ are lower than Si FETs’ which is the key to faster switching and more efficiency.
Advantages of GaN FETs' Structure

A GaN FET has a lateral structure which enables it to have a low gate capacitance, gate charge, output charge, and output capacitance. The advantages of GaN FETs' lateral structure enables higher switching speeds with reduced gate drive losses and reduced switching losses. GaN FETs also have a low $R_{DS(ON)}$ value which helps reduce conduction losses. Additionally, GaN FETs have zero reverse-recovery charges which leads to no reverse recovery losses and helps reduce ringing on the switch node as well as reduce electromagnetic interference.

![Figure 3. GaN FET Basic Lateral Structure](image)

**Summarized Key Advantages**

GaN FETs have a low threshold voltage which is due to its lateral structure, low CGD, and its relationship between threshold and temperature which is almost flat. The low threshold voltage means that there is low power dissipation that can result in more efficient switching. Once the gate threshold voltage is reached there will be enough electrons under the gate to form a conducive channel. This eliminates the minority carriers which are involved in conduction and aids in no reverse recovery losses.

**Operating Conditions**

GaN can be sensitive, so deviating from the recommend operating conditions might cause issues. Firstly, GaN has a limited gate voltage range. A typical recommended operating turn-on gate voltage is 5 V with 6 V generally being the maximum value. The recommended gate voltage for turn-off is -2 V to avoid any non-desired turn-on events that could occur due to high voltage changes. These values can be different depending on the application or parts, therefore it is best to refer to the data sheets of the devices to enable the best performance. Examples of two GaN drivers that can help regulate the voltage to drive the FET at the appropriate voltage utilizing an internal LDO (low dropout) are the LMG1210 and UCC27611.

![Figure 4. Optimal GaN Drive Voltage](image)

To take advantage of the GaN technology benefits it is important to use a GaN specific driver in combination with a GaN FET, as GaN drivers have certain characteristics that make them better suited to drive GaN FETs. These characteristics include having high peak output currents which help with the turn on and turn off efficiencies. Additionally, the speed of the switching characteristics is also important to achieve the fastest speeds possible using the driver and FETs.

**TI GaN Driver Portfolio**

In TI's GaN gate driver portfolio, there are currently 6-product, 3 half-bridge gate drivers (LMG1205, LMG1210, LM5113-Q1) and 3 low-side gate drivers (LMG1020, LMG1025, UCC27611). For both the half bridge and low side gate drivers, there is one automotive qualified part. Our drivers have low propagation delays with individual features that make each driver different. Some notable features include: controllable dead time, bootstrap supply voltage clamps, internal bootstrap diodes, and an internal LDO for our half-bridge drivers. Similarly, our low-side drivers can feature an internal LDO and nanosecond pulse width capabilities. A certain driver might be more suited for an application than another, so it is always best to check which driver best fits your requirements.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated