

UCC38050 100-W Critical Conduction Power Factor Corrected (PFC) Preregulator

Application Note



UCC38050 100-W Critical Conduction Power Factor Corrected (PFC) Preregulator

Michael O'Loughlin

Power Supply Control Products

ABSTRACT

Power factor corrected (PFC) preregulators are generally used in higher power ac-to-dc offline power converters or to meet line harmonic requirements such as EN61000–3–2. The designs are typically done using a boost topology with the average current mode control offered by PFC controllers such as TI/Unitrode's UC3854 and UCC3817. These 16-pin controllers are pulse width modulators (PWM) that require many external components to achieve near unity power factor (PF). However, in some applications, it may not be necessary to acheive the levels of PF and the current total harmonic distorion (THD) that the average current mode control can provide. The PFC preregulator can be designed using a critical conduction mode control (also referred to as transition mode control). The 8-pin UCC38050 PFC controller is designed for such an application. The UCC38050 operates with pulsed frequency modulation (PFM) in a critical conduction mode.

Contents

1	Introduction			
2	Power Stage Design	6		
	2.1 Inductor Selection			
	2.2 Boost Switch Selection (D1) And Boost Diode Selection (Q1)	7		
	2.3 Heat Sinks	7		
	2.4 Output Holdup Capacitor Selection	7		
	2.5 Input Holdup Capacitor Selection			
	2.6 Current Resistor Selection			
	2.7 Multiplier Setup			
	2.8 Voltage Loop Compensation	9		
3	Input Filter Design	. 11		
4	Design Performance	. 12		
5	Summary			
6	References			

1 Introduction

This application note reviews the design process for a 100-W offline power factor corrected preregulator using the UCC38050 Transition Mode PFC Controller.

- The application note was generated using typical parameters rather than worst-case values.
- Please refer to the Table 1 and Figure 1 for design specifications and component placement.
- Please refer to Table 2, the variable definition table for all variable definitions.

Table 1. Design Specifications

PARAMETER	TEST	TEST CONDITION		TYP	MAX	UNIT
VIN			85		265	VRMS
Input frequency				60		Hz
V _{OUT} dc	VIN = 85 VRMS		370	400	425	V
V _{OUT} dc	V _{IN} = 265 V _{RMS}		370	390	410	V
POUT			0		100	W
Output voltage ripple	V _{IN} = 85 V _{RMS} ,	P _O = 100 W			3%	
Efficiency	V _{IN} = 265 V _{RMS} ,	P _O = 100 W	90%			
Total harmonic distortion (THD)	V _{IN} = 265 V _{RMS} ,	P _O = 100 W		5%		
Total harmonic distortion (THD)				15%		
Hold-up time			16.7			ms

The following table lists and defines all of the variables that are going to be used in this application note.

VARIABLE	DEFINITION	
I _{RMS_C3}	RMS current in the boost capacitor	
C _{DIODE}	Boost diode capacitance	
COMP	Dynamic range of the comp pin of the multiplier	
C _{OSS}	FET drain to source capacitance	
fLINE	Input line frequency	
fS	Minimum switching frequency	
GC(s)	Control transfer function	
G _{CO(s)}	Control to output transfer function	
gM	Transconductance amplifier gain	
G _{VEA}	Gain of the voltage amplifier	
HS	Voltage divider gain	



VARIABLE	DEFINITION			
IPEAK	Peak inductor current, peak diode current, peak switch current			
IRMS_DIODE	Boost diode current			
IRMS FET	RMS current in the FET	Irrent in the FET		
IRMS_L	RMS inductor current			
PSEMI	Power dissipated by a semiconductor device			
PCON_FET	Conduction losses in the FET			
PCOND_DIODE	Diode conduction losses			
PCOSS	Power dissipated by the FET's drain to source capacitance			
PDIODE	Total loss in the boost diode			
PDIODE_CAP	Loss due to boost diode capacitance			
PFET_TR	FET transition losses			
PGATE	Power dissipated by gate of the FET			
POUT	Maximum output power			
PQ1	Total FET losses			
Q _{GATE}	FET gate charge			
RDS(on) On resistance of the FET				
ROcs Thermal impedance case to sink				
RØjc Thermal impedance junction to case				
ROsa Thermal impedance sink to air				
T _{AMB}				
t _F				
^t HOLDUP	Boost capacitor hold up time			
T _{J(max)}	Maximum semiconductor temperature			
tON	Boost inductor energizing on time			
t _R	FET rise time			
T _{S(f)}	Voltage loop gain			
VCSENSE	Maximum current sense voltage			
VDROP	Amount of voltage the boost capacitor has to hold up			
VEA(max)	Maxim voltage amplifier output.			
VEA(min)	Minimum voltage amplifier output.			
VGATE	Gate drive voltage			
VIN(max) Maximum RMS input voltage				
VIN(min)	Minimum RMS input voltage			
VOUT	Boost output voltage			
VPP	Output peak-to-peak ripple voltage			
VR3	Average multiplier input voltage at low line input voltage			
VREF	UCC38050 Internal Reference			
η	Efficiency			
%THD	Percentage of allowable current total harmonic distortion.			




Figure 1. UCC38050 Schematic



2 Power Stage Design

2.1 Inductor Selection

The boost inductor is selected based on the maximum ripple current at the peak of minimum line voltage and the minimum switching frequency. The minimum switching frequency (f_S) needs to be set at a frequency above the audible range. for this design f_S was selected to be 25 kHz. The following equation can be used to calculate the required inductor for the power stage for a critical conduction design. The calculated inductance for this design was roughly 1 mH. To make the design process easier the inductor was designed by Cooper Electronics part number CTX16–15954.

$$L1 = \frac{\left(V_{OUT} - \sqrt{2}V_{IN(min)}\right) \times \eta \times V_{IN(min)}^{2}}{2 \times f_{S} \times V_{OUT} \times P_{OUT}}$$
(1)

In this design an auxiliary winding was taken off the boost inductor to power the UCC38050 PFM controller. The turns ratio (N) was calculated with the following equation.

$$N = \frac{V_{OUT} - V_{IN(max)} \times \sqrt{2}}{2 V}$$
(2)

2.2 Boost Switch Selection (D1) and Boost Diode Selection (Q1)

To properly select D1 and Q1 a power budget is generally set for these devices to maintain the desired efficiency goal. The following equations can be used to estimate power loss in your switching devices.

To meet the power budget for this design an IRF840 HEX FET and HFA08TB60STRR fast recovery diode from International Rectifier were chosen for this design to meet the power constraints.

Equations used to calculate the loss In Q1:

$$I_{\text{RMS}_\text{FET}} = \frac{P_{\text{OUT}} \times 2 \times \sqrt{2}}{\eta \times V_{\text{IN(min)}}} \times \sqrt{\frac{1}{6} - \frac{4 \times \sqrt{2} \times V_{\text{IN(min)}}}{9 \times \pi \times V_{\text{OUT}}}}$$
(3)

$$I_{\text{RMS}_L} = \frac{P_{\text{OUT}}}{\eta \times V_{\text{OUT(min)}} \times \sqrt{6}}$$
(4)

$$\mathsf{P}_{\mathsf{GATE}} = \mathsf{Q}_{\mathsf{GATE}} \times \mathsf{V}_{\mathsf{GATE}} \times \mathsf{f}_{\mathsf{S}},\tag{5}$$

$$P_{COSS} = \frac{1}{2}C_{OSS}V_{OUT(min)}^{2} \times f_{S},$$
(6)

$$P_{\text{COND}_{\text{FET}}} = R_{\text{DS(on)}} \times I_{\text{RMS}_{\text{FET}}}^{2}$$
(7)

$$I_{\text{PEAK}} = \frac{P_{\text{OUT}} \times 2 \times \sqrt{2} \times 1.3}{\eta \times V_{\text{IN(min)}}}$$
(8)

Equations used to estimate the loss in D1:

$$P_{\text{DIODE}} = P_{\text{COND}_{\text{DIODE}}} + P_{\text{DIODE}_{\text{CAP}}}$$
(9)

$$I_{\text{RMS}_\text{DIODE}} = \frac{P_{\text{OUT}} \times 2 \times \sqrt{2}}{\eta \times V_{\text{IN(min)}}} \times \sqrt{\frac{4 \times \sqrt{2} \times V_{\text{IN(min)}}}{9 \times \pi \times V_{\text{OUT}}}}$$
(10)

 $P_{COND_DIODE} = Vf \times I_{AVG}$

(11)

$$P_{\text{DIODE}_\text{CAP}} = \frac{C_{\text{DIODE}}}{2} \times V_{\text{OUT(min)}}^2 \times f_{\text{S}}$$
(12)

NOTE: The diode RMS current is used as an estimate of average current to approximate conduction losses in the diode.

2.3 Heat Sinks

The following equation can be used to calculate the minimum required thermal impedance of the heat sinks (R θ sa) required for this design for Q1 and D1. The heat sink was designed to ensure that the junction tempature would not go above 75% of their rated maximum with convection cooling with a maximum ambient temperature of 60°C. The heat sink required for Q1 was an Avvid heat sink part number 593002 B 0 00 00. Because of the zero current switching technique (ZCS) used in this topology a heat sink was not required for D1.^[6]

$$R\Theta_{sa} = \frac{T_{J(max)} - T_{AMB} - P_{SEMI} \times (R\Theta_{CS} + R\theta_{JC})}{P_{SEMI}}$$
(13)

2.4 Output Holdup Capacitor Selection

The following equations were used to estimate the minimum holdup capacitor size (C3) and the maximum allowable RMS current through the boost capacitor (I_{RMS}_{C3}). The holdup capacitor was designed for 16.7 ms of holdup time (tholdup) allowing the output 85 V of drop (V_{DROP}).

$$C3 \ge 2 \times P_{OUT} \times \frac{t_{HOLDUP}}{V_{OUT}(min)^2 - \left[V_{OUT(min)} - V_{DROP}\right]^2}$$
(14)
$$I_{RMS}-C3 = \frac{P_{OUT}}{V_{OUT(min)}} \times \sqrt{\frac{16 \times V_{OUT(min)}}{3 \times \pi \times V_{IN(min)} \times \sqrt{2}} - 1}$$
(15)

2.5 Input Holdup Capacitor Selection

Due to the high ripple current of this PFC preregulator topology, holdup capacitance is required. However, if too much capacitance is added, it can cause an unwanted current phase shift. The capacitor is selected to provide half of the input current at low line maximum load when the boost inductor L1 is energizing for time t_{ON} .

$$t_{ON} = \frac{2 \times L1 \times P_{OUT}}{\eta \times V_{IN(min)}^{2}}$$

$$C5 = \frac{\frac{P_{OUT} \times t_{ON}}{\eta \times 2}}{\left(V_{OUT(min)} \times \sqrt{2}\right)^{2} - \left[V_{OUT(min)} \times \sqrt{2} - V_{DROP}\right]^{2}}$$

$$(17)$$

2.6 Current Resistor Selection

The following equation can be used to size the current-sense resistor R7. The current-sense resistor should be selected to trip the peak current limit comparitor at 130% of the maximum output power. V_{CSENSE} is the peak current limit comparitor's threshold of 1.7 V.

$$R7 = \frac{V_{CSENSE}}{\frac{P_{OUT} \times 2 \times \sqrt{2}}{\eta \times V_{IN(min)}}} \times 1.3$$
(18)

2.7 Multiplier Setup

The multiplier is used to shape the input current waveform and must be set up correctly to get proper PFC. The multiplier was designed for a maximum input voltage range of 3:1. The multiplier's input is sensed from the rectified line voltage. Resistors R8, R5, R3 and C2 form a voltage divider and form a low pass filter. R8 and R5 were selected first and the following equations were used to properly size R3 for a 3 to 1 input range. A 1-nF capacitor (C2) was put in parallel with R3 to filter out high frequency noise.

$$V_{R3} = \frac{V_{C_SENSE} \times (0.9)}{K \times (V_{EA(max)} - 2.5 V)} - 0.075 V$$
(19)
$$R3 = \frac{(R8 + R5)V_{R3}}{V_{IN(min)} - V_{R3}}$$
(20)

2.8 Voltage Loop Compensation

Figure 2 shows the small signal control block diagram for this application. The following equations describe each small signal gain block; as well as the voltage loop frequency response T_{S} .




Figure 2. Small Signal Control

(-

$$H_{\rm S} = \frac{{\rm R1}}{{\rm R1} + {\rm R2} + {\rm R9}} \tag{21}$$

$$G_{C(s)} = gM \times \frac{(s(f) \times R13 \times C9 + 1)}{s(f) \times (C9 + C11) \times \left(\frac{s(f) \times C9 \times C11}{C9 + C11} + 1\right)}$$
(22)

$$G_{CO(s)} = \frac{\Delta V_{OUT}}{\Delta V_C} = \frac{k \times V_{IN}^2}{s \times C3 \times V_{OUT} \times R7 \times 2} \times \frac{R3}{R5 + R8 + R3}$$
(23)

$$T_{S(f)} = -H(s) \times G_{C(s)} \times G_{CO(s)}$$
(24)

To reduce third harmonic distortion typically the voltage loop crosses over at roughly 10 Hz to 12 Hz. This design uses the voltage loop crossover (f_C) to be roughly 10 Hz at the maximum input voltage ($V_{IN(max)}$). The following equations were used to select the components to compensate the voltage loop $T_{S(f)}$ to crossover at the desired f_C with 45 degrees of phase margin.

$$R13 = 4 \times V_{OUT}^{2} \times \pi \times f_{C} \times C3 \times R7 \times \frac{(R3 + R8 + R5)}{(V_{REF} \times V_{IN}(max)^{2} \times R3 \times gm)}$$
(25)

$$C9 = \frac{1}{2 \times \pi \times R13 \times F_{C}}$$
(26)

C11 is selected to attenuate the 120-Hz output voltage ripple (V_{PP}) to 1.5% (%THD) of the dynamic range of the comp pin to the multiplier.


$$V_{PP} = \frac{\frac{P_{OUT}}{\eta}}{2 \times \pi \times 120 \text{ Hz} \times \text{C12} \times \text{V}_{\text{IN(min)}}}$$
(27)

$$G_{VEA} = \frac{\frac{761 \text{ HD} \times \text{COMP}}{\text{V}_{\text{PP}} \times 100}}{(28)}$$

$$C11 = H(s) \times gm \times \frac{1}{2 \times \pi \times (2 \times f_{LINE}) \times G_{VEA}}$$
(29)



When evaluating the control to output transfer function $(G_{CO(f)})$ it can be observed that the transfer function will change with line voltage (V_{IN}) which result in a change in T_S . After the components are selected it is a good idea to double check that the voltage feedback loop (T_S) is stable with changes in input voltage. After the design was complete the frequency response was measured with a network analyzer and the results are shown in Figure 4. From these results, it can be observed that at high line the phase margin was roughly 45 degrees with a cross over frequency of 8 Hz. These results were close to the design goal. at low line the phase margin was roughly 36 degrees with a crossover frequency of roughly 35 degrees. For this design having a phase margin greater than 35 degrees with changes in line voltage is acceptable.




VOLTAGE LOOP FREQUENCY RESPONSE T_S AT HIGH LINE

Figure 3.

3 Input Filter Design

The input of a critical conduction PFC preregulator is pictured in waveform A of Figure 4 to meet the less than 10% current THD design goal the input current waveform has to resemble clean sinusoid resembling waveform B of Figure 4. To achieve the current THD design goal an input filter had to be designed. The differential input filter required consists of electrical components C4, C3, L3, and L2.



INPUT OF CRITICAL CONDUCTION PFC PREREGULATOR




The following equations can be used to properly design the input filter. The filter inductors (L2 and L3) are designed to ensure a smooth continues input current despite the changes in voltage of the input holdup capacitor C5. The differential mode input filter is bi-directional and the double pole frequency (f_P) can be set to attenuate high frequency noise.


$$L2 = L3 = \frac{\left(V_{IN(min)} \times \sqrt{2} - V_{DROP}\right) \times t_{ON}}{\frac{P_{OUT} \times \sqrt{2}}{\eta \times V_{IN(min)}}}$$
(30)

$$C4 = C8 = \frac{1}{\left(2 \times \pi \times f_{P}\right)^{2} L1}$$
(31)

4 Design Performance

The following graphs show the measured performance of this application note.





5 Summary

With the UCC38050 Critical Conduction PFC Control device and a carefully designed input filter we were able to reach the design goal of less that 10% THD at full load for a universal input range. This design would meet the input current requirements of EN61000–3–2 while using fewer components than a solution using average current mode control topology.



6 References

- 1. Lloyd Dixon, *High Power Factor Switching Preregulator Design Optimization,* Unitrode Power Supply Design Seminar Sem–700, Topic 7, 1990
- 2. *Practical Considerations In Current Mode Power Supplies*, TI Literature Number SLUA110, Power Supply Control Products (PS) 2000 Data Book, P. 3–559
- 3. Power Conversion, September 1992 Proceedings, P. 67
- 4. 100-W Universal Line Input PFC Boost Converter Using The UCC38050, TI Literature Number SLUU134, PP 1–9
- 5. UCC3817 Data Sheet, TI Literature Number SLUS395F
- 6. UCC38050 Data Sheet, TI Literature Number SLUS151

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated