

TPS22976 Dual-Channel Load Switch in Parallel Configuration

ABSTRACT

This application note demonstrates how to use the TPS22976 dual-channel load switch in parallel configuration to achieve lower R_{ON} and higher maximum continuous current. This configuration reduces power losses across the load switch and improves the overall system efficiency.

Contents

1	Description	2
2	Setting up Dual-Channel Parallel Configuration	2
3	Performance Data	4
4	Conclusion	4

List of Figures

1	TPS22976 Parallel Configuration Circuit	2
2	TPS22976 Parallel Configuration Circuit With Separate CT Capacitors	2
3	R_{ON} Versus Load Current Across Temperature	4
4	R_{ON} Versus Load Current Across V_{IN} at Room Temperature	4
5	TPS22976 Parallel Configuration Rise Time (CT = 220 pF)	4
6	TPS22976 Single-Channel Configuration Rise Time (CT1 = CT2 = 220 pF)	4

List of Tables

1	TPS22976 Parallel Configuration Rise Times Versus CT Capacitor Values	3
---	---	---

Trademarks


All trademarks are the property of their respective owners.

1 Description

The TPS22976 is an 14-m Ω , 6-A per channel, dual-channel load switch with adjustable controlled turnon. The user reduces the R_{ON} by approximately 50% and increases the maximum continuous current to 10 A by connecting the two channels in parallel, forming a single channel.


2 Setting up Dual-Channel Parallel Configuration

To configure the TPS22976 in parallel configuration, the user must tie together the corresponding pins of each channel, as shown in [Figure 1](#). This means connecting VIN1 and VIN2 for the input, ON1 and ON2 for the enable, and VOUT1 and VOUT2 for the output. The CT1 and CT2 pins can be tied together to use one capacitor, CT, as shown in [Figure 1](#). Otherwise, two separate capacitors of the same value, CT1 and CT2, can be used to connect to the individual CT pins as shown in [Figure 2](#).



Copyright © 2017, Texas Instruments Incorporated

Figure 1. TPS22976 Parallel Configuration Circuit



Copyright © 2017, Texas Instruments Incorporated

Figure 2. TPS22976 Parallel Configuration Circuit With Separate CT Capacitors

2.1 Operation

The ON1 and ON2 pins of the device must be tied together to ensure that both channels are controlled simultaneously. The tied ON pins control the state of the switch. Asserting ON holds the switch in the ON state. ON is active high and has a low-voltage threshold, thus making it able to interface with low-voltage signals and compatible with standard GPIO logic.

2.2 CT Capacitor Setup

The value of the capacitors attached to the CT pins affects the slew rate of the TPS22976, increasing or decreasing the rise time. If the user chooses to tie the CT pins together and use a single CT capacitor, as shown in [Figure 1](#), the resulting approximate rise times are listed in [Table 1](#).

Table 1. TPS22976 Parallel Configuration Rise Times Versus CT Capacitor Values

C _T (pF)	V _{OUT} Rise Time ⁽¹⁾ (μs)						
	V _{IN}						
	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.6 V
0 ⁽²⁾	115.5	87.26	56.67	55.48	47.65	42.04	32.98
220	279.7	194.9	127.8	109.9	92.06	81.08	46.99
470	462.8	322.5	183.2	161.5	126.5	107.7	80.6
1000	1029	652.2	387.7	331.3	271.1	257.2	156.2
2200	2008	1287	754.6	587.6	475.4	427.5	270.8
4700	3936	2666	1420	1245	1028	847.6	550.3
10000	7803	5150	3040	2562	2158	1795	1087

⁽¹⁾ 25°C, V_{OUT} = no load, C_{OUT} = 0.1 μF, 25 V X7R 10% ceramic capacitor.

⁽²⁾ C_T = 0 indicates that the CT capacitor is not populated.

The circuit in [Figure 1](#) has a rise time that is half of the rise-time value of the circuit in [Figure 2](#), assuming the capacitors tied to the CT pins have the same value (that is, CT = CT1 = CT2). Both channels of [Figure 1](#) will have less variation, thus allowing for a smoother curve. It is possible to leave the CT pins disconnected, which results in the rise times associated with CT = 0.

For the circuit in [Figure 2](#), the values of the capacitors must be identical to ensure proper operation. Two capacitors with different values will cause a non ideal start-up behavior that could damage the device. The rise times associated with the circuit in [Figure 2](#) are equivalent to the rise times associated with the single-channel configuration (see the *Adjustable Rise Time* table in the *Application Information* section of the TPS22976 data sheet, [TPS22976 5.7-V, 6-A, 14-mΩ On-Resistance Dual-Channel Load Switch](#)).



2.3 Parallel Configuration Versus Single-Channel Configuration Performance

The biggest differences in performance between the parallel configuration and the single-channel configuration are the R_{ON} and the maximum continuous current. When the two channels are connected in parallel, the R_{ON} of the device is reduced by approximately 50% and the maximum continuous current increases to 10 A. The rise time is also reduced by approximately 50% when the circuit is connected in the configuration shown in [Figure 1](#). Unlike a 50% reduction of the R_{ON} and rise times, the maximum continuous current does not double due to potential R_{ON} mismatch causing uneven current distribution between the channels.



3 Performance Data

Figure 3 through Figure 6 show the performance of the TPS22976 in parallel configuration.

3.1 TPS22976 Parallel Configuration R_{ON} Measurements



3.2 TPS22976 Parallel Configuration Rise Time Measurements



4 Conclusion

Connecting the TPS22976 dual-channel load switch in parallel configuration reduces R_{ON} by approximately 50% to minimize power losses and improve system efficiency. Additionally, the maximum continuous current increases to 10 A and the rise time reduces by approximately 50% if the CT pins are tied together and a single CT capacitor is used.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from A Revision (June 2015) to B Revision Page

- Changed the part number from TPS22066 to TPS22976 [2](#)
-

Changes from Original (May 2013) to A Revision Page

- the last value of the C_T column from 1000 to 10 000 in the *TPS22976 Parallel Configuration Rise Times Versus C_T Capacitor Values* table [3](#)
-

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated