ABSTRACT

Inverters are commonly used in residential and industrial applications for AC back up in case of power outages. The function of an inverter is to convert the stored energy in the battery to AC voltage that can be used to provide power to various devices such as fans and lights when AC power is not available.

Depending upon the power output (VA), inverters come in various power ranges ranging from 100 VA to 3.2 kVA. The input of the power inverter may come from a 12 V, 24 V, or 48 V battery. In a high frequency (HF) inverter, AC voltage is converted to an intermediate high voltage before it’s converted to an AC waveform using pulse width modulation (PWM).

This application note discusses designing an integrated and low-cost power supply for the most commonly used inverter application that runs from 12-V battery. However, the concept of using a boost converter for a flyback application can be applied across any similar design.

In a conventional 12-V based inverter design, isolated supplies are required between AC mains and battery side of the inverter. The power supply on the AC mains side typically powers the isolated amplifier used for mains current sensing, while the power supply on the battery side provides power to the controller used for generating PWMs for the H-bridge and battery charging. 18 V is required for powering the IGBT driver driving the PWM Inverter stage.

Figure 1. Block Diagram of a Typical HF Inverter
One more design consideration for the power supply is to keep in mind the lowest possible input voltage to the inverter from a standard 12-V lead acid battery. Typically, in an inverter application, the cutoff of the main circuitry is done when the battery voltage reaches approximately 10.8 V. However even after this cutoff, the idle discharge of the lead acid battery may cause its voltage to fall down to 5 V (in cases, when the inverter hasn’t been charged for a long time – a common occurrence in places where AC power outages are longer). Under such conditions, the supply must be able to power up the system even at an input voltage of 5 V to enable the charging of the battery.

In addition, isolation is also required between the power supply windings. Generally, isolation voltage of 2.5 kV is sufficient between:
- 5 V on the mains side and any of the other remaining windings
- 18 V on the mains side and any of the other remaining windings.

Keeping all these factors in mind, a power supply with the following specifications must be designed:

- **Input voltage** – 4.5 V to 16 V
- **Output rail-1** – 3.3 V (4 V + linear regulator at 3.3 V)
- **Output rail-2** – 5 V (6 V + linear regulator at 5 V)
- **Output rail-3** – 18 V (main output, we close the loop here)
- **Output current** on each rail is below 60 mA

18 V is used for powering the IGBT driver, 3.3 V is used for driving the microcontroller, and the third supply of 5 V is used for powering the mains side of the sense amplifier.

The most suitable topology to realize this circuit is flyback topology. In order to achieve integration and lowest possible cost, TI used a boost converter in a flyback topology and in particular the TPS61165 fits perfectly to this application since it meets our specifications (see Design Steps) and is a low-cost part with an integrated FET. For higher input voltages, LM5001 can be considered. By using a couple inductor instead of a single coil used in boost topology and placing an output diode in a configuration such that it conducts when the FET in the boost converter is OFF, we can achieve the flyback action (which is storing energy on one cycle and delivering it to the load on other cycle).

### Design Steps

In order to use a boost converter in a flyback configuration, we first must check if the integrated FET present in the boost converter is able to support the peak current and whether the voltage stress on the internal MOSFET is within the limits of the device.

Consider a single main output, 18 V, and calculate the power stage with the total load connected only to this output. Later divide the power into the auxiliary outputs and report the impedances according to the related turn ratios. Now the maximum primary to secondary turn ratio (Np/Ns) is calculated from Equation 1.

\[
N_p \leq \frac{V_{MOS \, MAX} - V_{IN \, MAX}}{(V_{OUT} + V_F) \times K_{SPIKE}}
\]  

(1)

Where:
- \( N_p \) = turns ratio,
- \( N_s \) = turns ratio,
- \( V_{MOS \, MAX} \) = maximum allowed MOSFET voltage
- \( V_{IN \, MAX} \) = maximum input voltage
- \( V_{OUT} \) = output voltage
- \( V_F \) = forward voltage of secondary side diode
- \( K_{SPIKE} \) = spike coefficient

The “spike coefficient” is the ratio between the spike on the reflected voltage due to leakage inductance, and the reflected voltage calculated without parasitic (in an ideal scenario).

Choosing “\( K_{SPIKE} \) Close to 1” means that no spike is allowed. This leads to slow demagnetization of the leakage inductance and time is lost during the transition between on and off. During this transition time, we also lose some energy from the main primary inductance, therefore reducing efficiency. \( K_{SPIKE} > 1.5 \) can put a lot of stress on the MOSFET, and cause it to operate at its absolute maximum rating.
In this particular example the input voltage range is 4.5 V to 16 V, the output voltage is 18 V and the maximum allowed MOSFET voltage is 38 V. If we select $K_{SPIKE} = 1.5$ and supposing $V_F = 0.7$ V we get:

$$\frac{N_p}{N_s} \leq 0.78$$  \hspace{1cm} (2)

If we select this ratio to be 0.5, the reflected voltage becomes $18 \times 0.5 = 9$ V and this adds up to the maximum input voltage of 16 V to give us a total of 25 V in the worst case. We now have plenty of margins for proper MOSFET operation.

From the equation valid for continuous conduction mode (CCM) flyback:

$$V_{OUT} = V_{IN} \frac{N_s}{N_p} \frac{D}{1-D}$$  \hspace{1cm} (3)

We derive:

$$D = \frac{1}{1 + \frac{N_s \times V_{IN}}{N_p \times V_{OUT}}}$$  \hspace{1cm} (4)

Entering the following values: Equation 4

$V_{IN,MIN} = 4.5$ V and $V_{IN,MAX} = 16$ V,

we get:

$D_{MIN} = 36\%$ and $D_{MAX} = 66.7\%$

Ensure that the peak current rating is within the limit of the integrated FET present in the boost converter.

With all outputs (3.3 V, 5 V and 18 V) fully loaded at 60 mA, a total power of $P_{OUT} = (4 \text{ V} + 6 \text{ V} + 18 \text{ V}) \times 60 \text{ mA} = 1.68$ W, since the load is related to the voltage before the linear regulators. Assuming around 80\% efficiency, the input power is $P_{IN} = 2.1$ W.

Knowing the minimum and maximum duty cycle as well as the input power, we can draw how the MOSFET current will be; illustrated in Figure 2.

Here we see two cases, the left blue area defines the switch current in CCM while in the right part the peak-to-peak ripple current is twice the inductor current; this particular working condition is called transition mode. If the ripple current continues to increase, the converter works in DCM. The goal is to let the converter work in CCM in the whole input voltage range and at least at full load. This reduces the peak current to minimum value in the MOSFET. The peak-peak inductor current is calculated from:

$$I_{INPUT} = \frac{I_{IND}}{D}$$

$\Delta I_{RIPPLE}$

$I_{IND}$

$2*I_{IND}$

$I_{INPUT} = \frac{I_{IND}}{D}$

$t$

Ton (1)

Ton (2)

Figure 2. MOSFET Current in CCM and Transition Mode
\[ \Delta I_{PP} = \frac{V_{IN} \Delta t}{L_P} = \frac{D \times V_{IN}}{F_{SW} \times L_P} = \Delta I_{RIPPLE} \]  

where \( L_P \) = primary side inductance, \( F_{SW} \) = switching frequency.

In Figure 2, \( I_{IND} \) = inductor current, which is the average total inductor current (primary side during Ton and secondary side during Toff) and \( I_{input} \) = input current of the converter, which is simply \( I_{IND} \) divided by duty cycle \( D \).

The converter always works in CCM, if the following is satisfied:

\[ \frac{\Delta I_{RIPPLE}}{2} \leq I_{IND} \]

When combining Equation 6 and Equation 5, the result is:

\[ L_P \geq \frac{(V_{IN} \times D)^2}{2 F_{INF} F_{SW}} \]

where \( V_{in} = V_{in} \) maximum, and \( D = D_{min} \)

From Equation 7 a minimum primary inductance value of 6.17 \( \mu \)H is obtained, since the switching frequency of TPS61165 is fixed and equal to 1.2 MHz.

A new minimum value of inductance is calculated that is needed to keep the maximum peak (average plus half of ripple) below the worst case overcurrent protection of the TPS61165: this value is 0.96 A (see the TPS61165 datasheet, SLVS790).

The minimum primary inductance in this case must be \( L_P \geq 5.85 \mu \)H.

If 10 \( \mu \)H is chosen, there is plenty of margin to stay in CCM in the whole input voltage range and for most of the output load.

Inverter designers already use linear regulators for 3.3 V and 5 V output such as TLV1117-33 and TLV1117-50. Thus, both of these can be used at the output of the cross-regulated transformer windings.

**Transformer Design**

In order to design a low-cost transformer, we keep \( \Delta B \) small to reduce the core losses at the expense of a bigger transformer. We use N49 core (from EPCOS) for the transformer, EFD25 SMD as the coil former. N87 can also be used, however, the core losses for N49 are three times less than N87. 750313527 part number from Wurth Electronics was custom designed for this application.

**Design Equations**

\[ V_{OUT} = \frac{V_{IN} N_S D}{N_P (1-D)}; \quad D = \frac{1}{1 + \frac{N_S \times V_{IN}}{N_P \times V_{OUT}}}; \quad F_{RHPZ} = \frac{(1-D)^2 R_{LOAD}}{2 \pi D_{LSEC}}; \quad C_{OUT} \geq \frac{I_{OUT_{max}} D_{MAX}}{2 \pi D \times L_{SEC}} \]

Where:

- \( V_{out} = \) output voltage,
- \( D = \) Duty cycle,
- \( F_{RHPZ} = \) Right Half Plane Zero
- \( C_{OUT} = \) Equivalent output capacitor on a single output: collect all capacitors reported by the square of the turn ratios

\[ ESR \leq \frac{\Delta V_{RIPPLE}}{\Delta I_{RIPPLE} + I_{OUT_{RMS}}}; \quad I_{OUT_{RMS}} = I_{OUT} \sqrt{\frac{D}{1-D}}; \quad N_P = \frac{V_{MOS_{MAX}} - V_{IN_{MAX}}}{(V_{OUT} + V_{F}) \times K_{SPIKE}} \]

Where:

- \( ESR = \) series resistance of the electrolytic capacitors,
- \( I_{OUT_{RMS}} = \) RMS current on the equivalent electrolytic capacitor,
- \( N_P/N_S = \) primary to equivalent secondary turns ratio
\[ \Delta I_{PP} = \frac{V_{IN} \Delta t}{L_P} = \frac{D \times V_{IN}}{F_{SW} \times L_P} = \Delta I_{RIPPLE}; \Delta I_{RIPPLE} \leq I_{IND}; I_{INPUT} = \frac{I_{IND}}{D}; L_P \geq \frac{(V_{IN} \times D)^2}{2F_{SW}} \]  \tag{10}

Where:
\( \Delta I_{RIPPLE} \) = peak-peak ripple,
\( I_{INPUT} \) = input current

Design Results

Figure 3 illustrates the final schematic of the system. The SW pin of TPS61165 is connected to the primary winding of the transformer T1. The FB pin is shorted because the optocoupler U4 is used to close the loop. Therefore, the collector of U4 is connected directly to the COMP pin, which sources 100 µA into the optocoupler; this current is seen as a load. The network R1, C8, C100 is reducing the gain of the inner-loop in order to have it stable in all conditions. On the secondary side, the two unregulated outputs 4 V and 6 V are followed with two low-drop linear regulators: TLV1117, specialized to supply 3.3 V and 5 V.

The main output is 18 V and the loop is closed to it by means of the network driven by the LMV431. This is a standard feedback network, and instead of employing a TL431, the LMV equivalent part works with a lower cathode current, allowing reduced current consumption.

In order to meet the voltage regulation in a multi-output flyback topology when cross-windings are fully loaded, there must be a minimum load (in this case, around 8 mA on 18-V output) on the voltage output regulated with the feedback circuitry. The converter goes out of regulation on the 3.3 V and 5 V rails if the 18-V output is not loaded with a minimum amount of current. The Zener diode D2 and D6 are needed in case the 18 V is fully loaded and the 3.3 V and 5 V are unloaded. The unavoidable spikes present on the unloaded output will integrate the voltage on C1 and C6 capacitors, which can overstress the inputs of the linear regulators.
Figure 4, Figure 5 and Figure 6 illustrate the output voltages during the startup phase, taken at full load and 4.5 Vin, the voltage on SW pin of U3, at full load and 16 Vin, as well as the transient response, measured when the load on 18 V has been switched between 6 mA and 60 mA and the input voltage kept at 4.5 V.

![Figure 4. Output Voltages During the Startup Phase, Full Load, Vin = 4.5 V](image1)

![Figure 5. SW Pin Voltage, Full Load, Vin = 16 V](image2)

![Figure 6. Transient Response, Load on 18 V Switched Between 6 mA and 60 mA, Vin = 4.5 V](image3)
Figure 7 shows the photo of the prototype.

The complete design detail including the schematic, test detail, and layout is available as PMP7223 design on the Power Lab TI page:

http://www.ti.com/literature/ds/pmp7223

![Photo of the Prototype](image)

**Figure 7. Photo of the Prototype**

**Conclusion**

The entire approach to designing an integrated and low-cost power supply for 12-V based high frequency inverter was discussed step by step in this application note. The concept of using the boost converter, TPS61165 in this case, for the flyback application can be applied across any such design.

We would like to cover how power management solutions can be generated for a 24-V based inverter system. In this case, a standard buck converter with an isolated coupled winding taken from the output inductor is a good option. Low-cost devices such as LMR14206 or TPS5401 can be used for implementation, provided these controllers run in CCM mode and output load is constant. With unbalanced loads and under the condition when the load is concentrated mainly on the isolated output, they may lose regulation because of DCM operation. Using other controllers such as LM5017 that work in forced CCM mode can be other option. The main output from these DC-DC converters is used for powering the controller and AMC1100 primary while the Zener-regulated bias supply taken from the coupled winding can be used for powering AMC1100 secondary side.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio
www.ti.com/audio
Amplifiers
amplifier.ti.com
Data Converters
dataconverter.ti.com
DLP® Products
www.dlp.com
DSP
dsp.ti.com
Clocks and Timers
www.ti.com/clocks
Interface
interface.ti.com
Logic
logic.ti.com
Power Mgmt
power.ti.com
Microcontrollers
microcontroller.ti.com
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.comomap
Wireless Connectivity
www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation
www.ti.com/automotive
Communications and Telecom
www.ti.com/communications
Computers and Peripherals
www.ti.com/computers
Consumer Electronics
www.ti.com/consumer-apps
Energy and Lighting
www.ti.com/energy
Industrial
www.ti.com/industrial
Medical
www.ti.com/medical
Security
www.ti.com/security
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Video and Imaging
www.ti.com/video

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated