

# **How to Improve the Loading Capability of TLV61046A During Start-up**

Minqiu Xie

## ABSTRACT

In order to protect the IC and power supply at short circuit condition, the TLV61046A limits the current when the output voltage is lower than 4 V. In the meantime, this feature limits the loading capability during start-up. This application note introduces several solutions to improve the load capacity.

## Contents

1	Introduction .....	1
2	Analysis .....	2
3	Solutions .....	4
4	Summary.....	9

## List of Figures

1	Schematic of the TLV61046 Referred to EVM.....	2
2	Start-up with 1 k $\Omega$ ( $V_{in}$ = 3.3 V) .....	3
3	Start-up with 100 $\Omega$ Resistance Load ( $V_{in}$ = 3.3 V) .....	3
4	System Block Diagram.....	4
5	The Circuit with an External Fet and Zener Diode .....	4
6	Circuit Start-up with 40 $\Omega$ with $V_{in}$ = 1.8 V .....	5
7	The Circuit Using External FET Controlled by the Gap Between $V_{in}$ and $V_{out}$ .....	6
8	The Circuit with an RC Delay Adding .....	6
9	The Solution 3 Circuit Start-up with 40 $\Omega$ and $V_{in}$ = 1.8 V .....	7
10	Failed to Restart Quickly.....	8
11	The Circuit With a Diode to Discharge the $C_g$ .....	8
12	Quickly Restarts After Adding a Diode.....	9

## List of Tables

1	Specification .....	2
---	---------------------	---

## Trademarks

All trademarks are the property of their respective owners.

## 1 Introduction

The TLV61046A is a highly integrated boost converter. It can supply up to a 28 V output from a Li+ battery as input.

The TLV61046A limits the output current when the output voltage is below 4 V. The lower output voltage, the smaller output current limit. The device can guarantee only 20 mA output current when the output voltage is 3.3 V. This function protects the device and the power supply from being damaged when the output is shorted to ground. It also limits the loading capability when the device starts up.


This application note proposes several solutions to improve the loading start-up capability and analyzes the benefits and shortage.

## 2 Analysis

**Table 1. Specification**

SPECIFICATION	MIN	TYP	MAX	UNIT
V <sub>in</sub>	1.8	3.3	3.6	V
I <sub>out</sub>	-	-	150	mA
V <sub>out</sub>	-	6	-	V

Table 1 shows a specification for common usage. For this target, the circuit was designed like Figure 1. The analysis in this application note is similar for different output voltages recommended in the data sheet.



**Figure 1. Schematic of the TLV61046 Referred to EVM**

There are several phases for the converter start-up, as shown in Figure 2.

1. At the beginning, the circuit does not operate until the EN pin changes to high (Period I). The output voltage is zero because the device has a true disconnection function.
2. After that, the converter starts into the soft-start period. There is about a 2 ms pre-charge phase with 30 mA through the isolation FET (Period II).
3. The TLV61046 starts switching after the pre-charge phase (Period III). While the output voltage is below 3 V, the peak current of the inductance is typically limited to 140 mA. Along with the output voltage going up from 3 V to 5 V, the peak current limit is gradually increased to normal value.

The device fails to start up if the loading is too large, as shown in Figure 3 with a 100 Ω resistor in the output. It successfully starts up with a 1 kΩ resistance load but fails with a 100 Ω resistance. Figure 2 and Figure 3 show these details.




Figure 2. Start-up with 1 kΩ (Vin = 3.3 V)




Figure 3. Start-up with 100 Ω Resistance Load (Vin = 3.3 V)

If the load exceeds the capability of the converter during the start-up period, the TLV61046A stays at a voltage below the target. The worst condition would be that the device starts up with a full load under minimum input voltage. A simple calculation of the inductor current is derived from Equation 1 and Equation 2.

$$I_{in} = \frac{V_{out} \times I_o}{V_{in} \times Eff} \tag{1}$$

$$I_{peak} = I_{in} + \frac{V_{in} \times (V_{out} - V_{in})}{2 \times L \times V_{out} \times F_{sw}} \tag{2}$$

Setting the Vin to 1.8 V and the output current target Io to 150 mA, the Iin would be larger than 140 mA at VOUT = 3.3 V, even assuming 100% efficiency. This is why the convert fails to start up.

### 3 Solutions

From the start-up principle of the TLV61046A, it is suggested to reduce the output current when VOUT is lower than 5 V. This section introduces several easy, low-cost solutions.

#### 3.1 Solution I: Enable the Load After Start-up

One of the solutions is to disable the load until the start-up is completed. The converter is easy to start up without a load. After the VOUT rises to the target, the current limit is high enough for the normal load, then enable the load. Figure 4 shows the block diagram of this control logic.




Figure 4. System Block Diagram

The benefit of this solution is that it is easy and there is no need for additional circuit, but it is only suitable for the application where the load can be disabled/enabled.

#### 3.2 Solution II: Use External FET to Disconnect Load Until Vout Rise to High




Figure 5. The Circuit with an External Fet and Zener Diode

One of the solutions is connecting the load after the VOUT pin voltage is higher than 5 V. Adding a switch between the VOUT pin and load can implement this solution conductive state.

Figure 5 shows a part of the schematic based on a P-FET with a Zener diode. The P-FET only turns on when the voltage between the gate and source is larger than  $V_{gs(th)}$ . The gate voltage of the P-FET is clamped by the Zener diode to 4.3 V. When properly designed for P-FET, Zener, and  $R_{gs}$ , the P-FET is not conductive until the VOUT pin reaches the target value.

In this case, FDN306P is chosen as the P-FET with  $V_{gs(th)} = 0.6$  V(typ.). Using the DDZ9687 as the Zener diode with  $V_z = 4.3$  V, the P-FET turns on at approximately  $4.3$  V +  $V_{gs(th)}$ , which is approximately 4.9 V. From the Zener diode data sheet, the  $I_{zt}$  should be more than  $50$   $\mu$ A, then the  $R_{sd}$  can be calculated through Equation 3:

$$R_{gs} < \frac{V_{gs(th)}}{I_{zt}} = 12\text{k}\Omega \tag{3}$$

Figure 6 shows the start-up waveform with a  $40\ \Omega$  load and  $V_{in} = 1.8$  V. When the VOUT reaches approximately 5 V, the P-FET starts to turn on and the load connects to the VOUT pin, then the current of the inductor increases and completes the start-up.




Figure 6. Circuit Start-up with  $40\ \Omega$  with  $V_{in} = 1.8$  V

Compared to solution one, the disadvantages of this method are the addition power loss and cost of the Zener and the P-FET. The additional power loss is divided into P-FET conductive loss and Zener circuit loss.

The power loss caused by the P-FET can be calculated as:

$$P_{mos} = I_o^2 \times R_m \tag{4}$$

The power loss caused by the  $R_{gs}$  and Zener can be calculated as:

$$P_z = V_{out} \times I_z = V_{out} \times \frac{V_{out} - V_z}{R_{gs}} \tag{5}$$

This reduces the system efficiency of this circuit.

### 3.3 Solution III : Use External FET to Disconnect Load After the Gap of $V_{in}$ and $V_{out}$ Rise


Figure 7 shows another solution using an external FET. The gate of the P-FET is connected to  $V_{in}$ . It is similar to the second solution. The signal from  $V_{in}$  lifts up the conductive voltage of VOUT pin like the Zener does.

The P-FET turns on when the VOUT pin voltage meets [Equation 6](#).

$$V_{out} > V_{in} + V_{gs(th)}$$

where


- $V_{gs(th)}$  is negative for P channel MOSFET (6)



**Figure 7. The Circuit Using External FET Controlled by the Gap Between Vin and Vout**

It is not easy to optimize the voltage that turns on the P-FET. If you choose FDN306P as the P-FET, the voltage is  $V_{out} > V_{in} + 0.6$ . It is possible that  $V_{out}$  is not high enough to ensure the converter has enough current capability for the load. If you choose a larger gate threshold P-FET, it is possible that  $V_{gs}$  is not high enough to fully turn on the P-FET, which results in a large conductive resistor.

An easy RC circuit can help increase the  $V_{OUT}$  before the P-FET turns on as shown in [Figure 8](#). When the boost converter is disabled, the  $V_{out}$  is zero and the voltage of the  $C_g$  is equal to  $V_{in}$ . Thus, the external P-FET stays shut down. When the converter is enabled, the voltage of the  $V_{out}$  pin rapidly rises to the target value. However, the voltage of  $C_g$  changes slowly since the  $R_g$  limits the charge current. When the  $V_{gs}$  reaches  $V_{gs(th)}$ , the P-FET starts to turn on and connects the load to the  $V_{OUT}$  pin.




**Figure 8. The Circuit with an RC Delay Adding**

The value of the delay time can be calculated as:

$$t = R_g C_g \ln \frac{V_{in} - V_{out}}{V_{in} - V_{out} - V_{gs(th)}} \tag{7}$$

It must be modified to ensure the  $V_{out}$  pin rises high enough. Typically, the start-up function inside the TLV61046 is 10 ms, so a 100 ms delay is enough. Take  $R_1 = 499 \text{ K}$  and  $C_1 = 220 \text{ nF}$  in this design. [Figure 9](#) shows the respective waveform.



**Figure 9. The Solution 3 Circuit Start-up with 40  $\Omega$  and  $V_{in} = 1.8$  V**

The additional power loss for this solution is only the P-FET conductive loss in stable operation. The conductive resistance is determined mainly by the  $V_{gs}$ . Equation 8 shows the typical value to calculate it:

$$P_{mos} = I_o^2 \times R_m$$

where

- $R_m$  is the on-state resistor of the P-FET at  $V_{gs} = V_{in} - V_{out}$  (8)

Since the  $V_{gs}$  is higher, the  $R_m$  is smaller in solution 3 compared to solution 2.

### 3.4 Restart Solution for Solution 3

With the solution 3 circuit, there is risk that the converter fails to start if the device is toggled on and off with high frequency since the RC circuit is not fully discharged before the converter is enabled.

Figure 10 details the risk of the failure with solution 3.

1. The device is disabled for a long time and the  $C_{gs}$  is fully discharged. The voltage at the Gate pin is equal to  $V_{in}$ .
2. The first time the converter is enabled, the  $V_{gate}$  of the P-FET is lifted up as the  $V_{out}$  rapidly rises. Then, the  $V_{gate}$  decreases and is finally equal to the  $V_{in}$ . In stable status,  $V_{gs} = V_{in} - V_{out}$ .
3. Once the converter with loading is disabled,  $V_{out}$  quickly decreases to zero. The  $V_{gate}$  is a negative value. Then, the  $V_{gate}$  increases and tends to reach  $V_{in}$ . However, the P-FET stays conductive for a while as  $V_{gs}$  slowly changes with the RC delay.
4. If the converter restarts before the  $C_g$  recovers to the initial status, the P-FET can still be conductive and the start-up fails.




Figure 10. Failed to Restart Quickly

To solve the restart issue, a diode and a resistor can be added to help discharge the  $C_g$  quickly. The resistor,  $R_{lim}$  has the potential to control the discharge current. Figure 12 shows the waveform after adding the diode. From the waveform, the gate voltage recovers to  $V_{IN}$  at approximately 60 ms, so the circuit is able to start-up with  $40\ \Omega$  if the disabled period is longer than 60 ms. You can see that the quick restart is successful.




Figure 11. The Circuit With a Diode to Discharge the  $C_g$




Figure 12. Quickly Restarts After Adding a Diode

#### 4 Summary

This application note describes some solutions to improve the capability of loading start-up. With the proposed circuit, the converter can start-up with a 40  $\Omega$  resistive load. These solutions are simple to realize and are helpful to improve the loading capability during start-up. The solution can be chosen depending on the requirements in the real system.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated