High-Performance Analog Products

Analog Applications Journal

Fourth Quarter, 2013



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio www.ti.com/audio **Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DLP® Products www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Management power.ti.com Microcontrollers

RFID OMAP™ Applications **Processors**

Wireless Connectivity

microcontroller.ti.com www.ti-rfid.com

www.ti.com/omap www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation Communications and Telecom Computers and Peripherals Consumer Electronics Energy and Lighting Industrial Medical Security

Space, Avionics and Defense Video and Imaging

TI E2E™ Community

www.ti.com/automotive www.ti.com/communications www.ti.com/computers

www.ti.com/consumer-apps www.ti.com/energy

www.ti.com/industrial www.ti.com/medical www.ti.com/security

www.ti.com/space-avionics-defense www.ti.com/video

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

SSZZ022F

Contents

Introduction	4
Power Management Low-cost solution for measuring input power and RMS current	5
This article provides a low-cost but accurate solution for measuring input power and RMS current. This solution uses the existing PFC control chip and hardware, with simple two-point calibration and optimized mathematical calculations, providing excellent measurement accuracy while having no impact on normal PFC control.	
Dynamic power management for faster, more efficient battery charging	9
Today's battery-management systems must be intelligent to support different types of adapters and battery chemistries. This article discusses how to achieve fast battery charging and improve battery-discharging performance with dynamic power management. Included are techniques for maximizing available power without crashing the power source, charging a deeply discharged battery without reducing system power, extending battery run time, and improving thermal performance.	
Techniques for accurate PSRR measurements	.13
Interface	
Correcting cross-wire faults in modern e-metering networks	.16
Amplifiers	
Designing active analog filters in minutes Active analog filters can be found in almost every electronic circuit. This article describes how TI's WEBENCH® Filter Designer software can be used to efficiently design these filters. The discussion covers the software's capabilities, including allowing in-depth adjustments to filter variables, optimizing the filter, helping to find appropriate TI operational amplifiers, and providing SPICE simulation models.	.22
Driving solenoid coils efficiently in switchgear applications	.27
Solenoids and relays are integral parts of any switchgear system. This article touches upon the characteristics of solenoid coils typically found in relays, contactors, and valves. It also covers methods of driving them and explains a trend in efficient driving. Example application circuits are included.	
Index of Articles	.33
TI Worldwide Technical Support	.40

To view past issues of the Analog Applications Journal, visit the Web site: www.ti.com/aaj

Subscribe to the AAJ: www.ti.com/subscribe-aaj

Introduction

The Analog Applications Journal is a digest of technical analog articles published quarterly by Texas Instruments. Written with design engineers, engineering managers, system designers and technicians in mind, these "howto" articles offer a basic understanding of how TI analog products can be used to solve various design issues and requirements. Readers will find tutorial information as well as practical engineering designs and detailed mathematical solutions as they apply to the following product categories:

- Data Converters
- Power Management
- Interface
- Amplifiers
- Low-Power RF
- General Interest

Analog Applications Journal articles include many helpful hints and rules of thumb to guide readers who are new to engineering, or engineers who are just new to analog, as well as the advanced analog engineer. Where applicable, readers will also find software routines and program structures.

40, 2013

Low-cost solution for measuring input power and RMS current

By Bosheng Sun

Systems Engineer

Introduction

Real-time measurement of energy consumption, including measurement of real input power and input RMS current for off-line power supplies, is becoming ever more important nowadays. These measurements can be used to adjust power delivery and optimize energy usage. More specifically, data centers, which contain many servers, are interested in submetering at the server level to implement low-cost data services and intelligently manage power processing during lower-power operation. The usual method of measuring input power and current uses a dedicated power-metering chip and an extra sensing circuit. While the power-metering chip provides acceptable results, it significantly increases the cost and design effort. This article provides a novel, low-cost but accurate solution for measuring input power and RMS current. It utilizes the existing digital power-factor-correction (PFC) control chip and hardware, with simple two-point calibration and optimized mathematical calculations. This provides excellent measurement accuracy and greatly reduces the cost and design effort, while having no impact on normal PFC control.

Measurement setup

Figure 1 shows a conventional PFC setup controlled by a digital controller for isolated power. The input line and neutral voltages are both sensed through an attenuation network and are subsequently sampled by two separate analog-to-digital-converter (ADC) inputs. The current signal is sensed by a current shunt and is amplified and filtered by a signal-

conditioning circuit. It is then connected to an ADC for current-loop control. Since the input voltage and current measurements are already available, they can be used to measure the input power and RMS current as well. The same conventional PFC setup is used for these measurements. The traditional dedicated powermetering chip and extra sensing circuit are eliminated.

Current measurement and calibration

The current-sense signal-conditioning circuit (Figure 1) normally consists of an operational amplifier and a low-pass filter to amplify the small sensed signal and remove high-frequency noise. The signal is then measured by an ADC and reported in ADC counts. To get the real current value, the ADC counts need to be translated back to current in amperes. The relationship between ADC counts and amperes can be derived from the schematic; however, the component tolerances could make the measurement accuracy unacceptable. Therefore, a calibration is needed.

Given the circuit in Figure 1, at any moment the input current through the current shunt in milliamperes is

$$i = k_i C_i - m_i, \tag{1}$$


where k_i is the current-sense gain or slope, C_i is the ADC-conversion output (count), and m_i is the current-sense offset

For constant direct-current (DC) input, the average value equals the instantaneous value, so Equation 1 is still valid:

$$I_{DC} = k_i C_i - m_i$$
 (2)

Equation 2 indicates that a DC source can be used to calibrate the current-measurement circuit. A constant DC power is applied to the PFC input, and measurements are taken with a 25% load and then a 75% load. For comparison, a meter is used to provide benchmark measurements of actual input current for both load conditions. The count output of the ADC conversion is also read for both load

Figure 1. PFC setup for measuring input power and current



conditions to determine the accuracy of the digital controller. The controller uses the following mathematical relationships. For a 25% load,

$$I_{DC1} = k_i C_{i1} - m_i$$
. (3)

For a 75% load,

$$I_{DC2} = k_i C_{i2} - m_i$$
. (4)

The current slope and offset can be calculated from Equations 3 and 4:

$$k_{i} = \frac{I_{DC2} - I_{DC1}}{C_{i2} - C_{i1}}$$
 (5)

$$m_{i} = \frac{C_{i1}I_{DC2} - C_{i2}I_{DC1}}{C_{i2} - C_{i1}}$$
 (6)

The calculated k_i and m_i are decimals and could be less than 1, while most of the digital controllers in PFC applications use a fixed point in mathematical calculation. To reduce the rounding errors and maintain enough accuracy in the calculations, the small decimal values are multiplied by $2^{\rm N}$ and then rounded to the closest integer. For example, if the current-sense gain and offset for a PFC circuit are calculated as $k_i=1.59$ and $m_i=229.04$, then k_i will be multiplied by $2^{\rm N}$ and rounded to 407; and m_i will be multiplied by $2^{\rm N}$. The current slope and offset will respectively be

and

$$m_i = iin offset >> iin offset shift,$$

where iin_slope = 407, iin_slope_shift = 8, iin_offset = 229, and iin_offset_shift = 0.

When the input power and RMS current are calculated, if k_i and m_i are multipliers, then instead of using them directly, one can use iin_slope and iin_offset to do multiplication first. Then the result is right shifted by iin_slope_ shift and iin_offset_shift. For example, instead of the calculation $y = k_i \times x + m_i \times z$, the following can be used:

$$\begin{aligned} y &= [(iin_slope \times x) >> iin_slope_shift] \\ &+ [(iin_offset \times z) >> iin_offset_shift] \end{aligned}$$

Input-voltage measurement and calibration


The voltage-sense circuit is quite simple and can be just a voltage divider, as shown in Figure 2. Usually there are clamp diodes to protect the ADC pins. Since the reverse leakage current of the diodes affects the ADC's measurement accuracy, diodes with low reverse leakage current should be chosen.

At any moment, the input voltage is

$$v = k_v C_v - m_v, \tag{7}$$

where k_v is the voltage-sense gain, C_v is the ADC-conversion output (count), and m_v is the voltage-sense offset. k_v and m_v can be calibrated in a way similar to calibrating the current-sense gain and offset. However, a much simpler way is to just calculate from the schematic. Since there is no calibration, the accuracy of the resistance

Figure 2. Voltage-sense circuit for AC input



used for the voltage divider affects measurement accuracy. Using low-tolerance resistors as the voltage divider is recommended—for example, 0.1% tolerance.

For a digital controller with a 12-bit ADC and referenced to 2.5 V, the input voltage is attenuated by the voltage divider to a magnitude of less than 2.5 V. Then the attenuated signal is converted to a digital signal by the ADC. Therefore,

$$C_{\rm v} = \frac{{\rm vR}_2}{2.5({\rm R}_1 + {\rm R}_2)} \times 4096.$$
 (8)

By rearranging Equation 8, the input voltage can be calculated as

$$v = \frac{2.5(R_1 + R_2)}{4096R_2} \times C_v.$$
 (9)

Therefore,

$$k_{v} = \frac{2.5(R_1 + R_2)}{4096R_2},$$
 (10)

and

$$m_{v} = 0.$$
 (11)

Similar to the input-current measurement, the voltagesense gain and offset need to be manipulated to accommodate a fixed-point microprocessor and to reduce the calculation error.

V_{IN} and I_{IN} correlation

Real input power is defined as

$$P = \frac{1}{T} \int_{0}^{T} v(t)i(t)dt.$$
 (12)

In discrete format, it is defined as

$$P = \frac{\sum [v(n)i(n)]}{N},$$
 (13)

where N is the total number of samples. Equation 13 indicates that $V_{\rm IN}$ and $I_{\rm IN}$ need to be sampled at the same time. However, $V_{\rm IN}$ and $I_{\rm IN}$ are sampled at different times by two different ADC channels. Even the small time discrepancy can contribute to a measurement error. In some

www.ti.com/aaj

digital controllers, such as the Texas Instruments UCD3138, a mechanism called *dual sample-and-hold* is provided that allows these two channels to be sampled simultaneously, eliminating this error.

Due to the low-pass filter used in the current-sense circuit, the measured current signal is delayed and out of phase with the actual current. This is shown in Figure 3, where Channel 2 is the actual current signal; and Channel 1 is the same signal amplified, which then comes out of the low-pass filter. The amplified signal has a phase delay of about 220 μs . This delay needs to be compensated for; otherwise it will affect the accuracy of the input-power measurement. A simple way to compensate is to delay the V_{IN} -sense signal by about 220 μs , then use the delayed V_{IN} signal to do an input-power calculation. So if V_{IN} is measured every 20 μs , it needs to be delayed by 220/20 = 11 times.

Calculating real input power

Combining Equations 1, 7, and 13 yields

$$P = \frac{k_v k_i \sum C_v(n) C_i(n)}{N} - \frac{k_v m_i \sum C_v(n)}{N}$$
$$- \frac{k_i m_v \sum C_i(n)}{N} + m_v m_i.$$
(14)

 $V_{\rm IN}$ and $I_{\rm IN}$ are measured by ADCs in the standard interrupt loop, which has a limited time period and is mainly used for PFC loop control. Therefore, to save CPU calculation time and prevent overflow in the standard interrupt loop, only $C_{\rm v}(n)C_{\rm i}(n)$ is calculated in this loop. Also, the terms

$$\frac{\sum C_v(n)C_i(n)}{N}$$
, $\frac{\sum C_v(n)}{N}$, and $\frac{\sum C_i(n)}{N}$

from Equation 14 are implemented with infinite impulse response (IIR) filters. The final calculation of real input power is done in the background loop.

Calculating input RMS current

The current measurement by the digital controller in Figure 1 does not represent the total input current, since the contribution of the capacitance in the electromagnetic-interference (EMI) filter is not included. At high line voltage and light load, this filter current is not negligible any more and must be included for accurate input-current reporting.

Figure 4 shows a simplified EMI filter where the inductors are removed and the total capacitance is replaced with a single capacitor (C). In this figure, $I_{\rm EMI}$ is the RMS reactive current of the EMI capacitor, $I_{\rm Measure}$ is the input RMS current measured by the digital controller, and $I_{\rm IN}$ is the total input RMS current.

The reactive current produced by the EMI filter is

$$I_{EMI} = 2\pi f CV_{IN(RMS)}.$$
 (15)

To calculate the reactive current of the EMI capacitor, the input-voltage frequency first needs to be determined. The AC line and neutral voltage are sensed by two ADC channels and then rectified by firmware. The zero crossing is

Figure 3. Current-sense phase shift





Figure 4. Current in simplified EMI filter



found by comparing the two ADC results. Since the input voltage is sampled at a fixed rate, the AC frequency can be calculated by counting the number of samples between two consecutive zero-crossing points. Once the input-voltage frequency is known, the reactive current of the EMI capacitor is calculated as

$$I_{EMI} = 2\pi f C \sqrt{\frac{k_v^2 \sum C_v^2(n)}{N} - \frac{2k_v m_v \sum C_v(n)}{N} + m_v^2}.$$
 (16)

As stated earlier, the voltage is measured in the standard interrupt loop; so, to save CPU calculation time and prevent overflow in this loop, only $\mathrm{C}^2_v(n)$ is calculated in it. The terms

$$\frac{\sum C_v^2(n)}{N}$$
 and $\frac{\sum C_v(n)}{N}$

from Equation 16 are implemented with IIR filters. The final EMI reactive current is calculated in the background loop.

The current measured by the ADC is defined as

$$I_{\text{Measure(RMS)}} = \sqrt{\frac{1}{T} \int_{0}^{T} i(t)^{2} dt}.$$
 (17)

In discrete format, it is defined as

$$I_{\text{Measure(RMS)}} = \sqrt{\frac{\sum i_{\text{IN}}(n)^2}{N}}.$$
 (18)

Combining Equations 1 and 18 leads to

$$I_{\text{Measure(RMS)}} = \sqrt{\frac{k_i^2 \sum C_i^2(n)}{N} - \frac{2k_i m_i \sum C_i(n)}{N} + m_i^2}.$$
 (19)

As stated earlier, the current is measured in the standard interrupt loop; so only $\mathrm{C}^2_i(n)$ is calculated in this loop. The terms

$$\frac{\sum C_i^2(n)}{N}$$
 and $\frac{\sum C_i(n)}{N}$

from Equation 19 are implemented with IIR filters.

Finally, the EMI filter's reactive current (I_{EMI}) is added to $I_{Measure(RMS)}$ to get the total input current. I_{EMI} leads the measured current ($I_{Measure(RMS)}$) by 90°; therefore,

$$I_{\rm IN\,(RMS)} = \sqrt{I_{\rm EMI}^2 + I_{\rm Measure\,(RMS)}^2}. \tag{20}$$

The final input RMS current is calculated in the background loop.

Test results

This method of measuring input power and RMS current was tested on a 360-W PFC evaluation module. The results, shown in Table 1, demonstrate that this method provides excellent measurement accuracy.

Conclusion

A low-cost but accurate method of measuring input power and RMS current for off-line power supplies has been presented. This method uses the existing PFC controller chip and hardware, eliminating the traditional dedicated power-metering chip

and extra sensing circuit, with no impact on normal PFC control. In addition, it provides the following features:

- Extremely low cost
- Simple two-point calibration
- \bullet Simultaneous sampling of V_{IN} and I_{IN} with dual sample- and-hold
- Firmware EMI-current compensation
- Firmware current-sense, phase-shift compensation
- Optimized mathematical calculations with little overhead in CPU usage

Reference

 "Highly integrated digital controller for isolated power," UCD3138 Data Manual. Available: www.ti.com/slusap2-aaj

Related Web sites

Power Management:

www.ti.com/power-aaj

Subscribe to the AAJ:

www.ti.com/subscribe-aaj

Table 1. Test results of measuring input power and RMS current

OUTPUT		P _{IN} (W)		I _{IN(RMS)} (mA)			
LOAD (%)	WITH METER	WITH DIGITAL CONTROLLER	DIFFERENCE	WITH METER	WITH DIGITAL CONTROLLER	DIFFERENCE	
V _{IN(RMS)} =	= 110 V						
2.50	11.5	10.3	1.2	112	101	11.0	
5	18.8	17.9	0.9	180	170	10.0	
10	35.4	34.3	1.1	328	317	11.0	
20	72.7	71.7	1.0	665	659	6.0	
30	107.7	107.2	0.5	989	985	4.0	
40	143.5	143.1	0.4	1314	1315	-1.0	
50	181.0	180.4	0.6	1656	1661	-5.0	
60	216.3	215.4	0.9	1980	1987	-7.0	
70	251.6	250.4	1.2	2305	2315	-10.0	
80	287.0	285.3	1.7	2631	2643	-12.0	
90	324.9	322.8	2.1	2981	2994	-13.0	
100	360.6	357.9	2.7	3313	3325	-12.0	
V _{IN(RMS)} =	= 230 V						
2.50	11.0	9.1	1.9	88	87	1.0	
5	19.0	16.8	2.2	111	105	6.0	
10	36.5	34.5	2.0	177	168	9.0	
20	71.1	69.1	2.0	320	311	9.0	
30	107.7	106.0	1.7	477	469	8.0	
40	144.9	143.1	1.8	637	631	6.0	
50	179.4	177.6	1.8	786	782	4.0	
60	216.1	214.6	1.5	945	942	3.0	
70	253.1	251.6	1.5	1105	1106	-1.0	
80	287.7	286.4	1.3	1256	1258	-2.0	
90	324.5	322.9	1.6	1416	1419	-3.0	
100	361.2	359.9	1.3	1576	1580	-4.0	

Dynamic power management for faster, more efficient battery charging

By Samuel Wong

Systems Engineer

Introduction


With the fast-growing demand for emerging portable devices such as tablets and smartphones, there are many new challenges in improving battery-operated system performance. The battery-management system must be intelligent to support different types of adapters and battery chemistries and must provide fast charging with high efficiency. At the same time, it is important to provide a good user experience with instant turn-on of the system, longer battery run time, and fast charging. This article discusses how to achieve fast battery charging and improve batterycharging performance with dynamic power management (DPM). DPM helps to avoid system crashes and maximizes the power available from the adapter. It can be based on input current or input voltage, or combined with a batterysupplement mode. This article also discusses critical design considerations for extending battery run time.

The lithium-ion (Li-Ion) battery is desirable for the evergrowing power need in portable devices because it has very high energy density. Nowadays, it is common for a 10-inch tablet to include a battery pack with 6- to 10-Ah capacity to support a long run time. With the high-capacity battery, it is critical for the portable device to have fast and efficient charging for a good user experience. Additionally, tablets require other features such as superior thermal performance and instant turn-on, even with a deeply discharged battery. These requirements present a few technical challenges. One is how to maximize available power from the power source to efficiently and quickly charge the battery —while not crashing the power source. Another is how to charge a deeply discharged battery while simultaneously operating the system. Last is how to extend the battery run time and improve thermal performance.

Dynamic power management (DPM)

How can available power be maximized to charge the battery quickly and efficiently? Every power source has its output current, or power limit. For example, the maximum output current is limited to 500 mA from a high-speed USB (USB 2.0) port, and up to 900 mA from a SuperSpeed USB (USB 3.0) port. The power source can crash if the system's power demand exceeds the power available from the power source. When the battery is being charged, how can a power-source crash be prevented while the power output is being maximized? The following discussion presents three control methods: DPM based on input current, DPM based on input voltage, and DPM used with a battery-supplement mode.

Figure 1. DPM based on input current



DPM based on input current

Figure 1 shows a high-efficiency switch-mode charger with DPM controls. MOSFETs Q2 and Q3 and inductor L make up a synchronous switching buck-based battery charger. Using a buck converter ensures that the adapter's input power is efficiently converted to achieve the fastest battery charging. MOSFET Q1 is used as a battery reverse-blocking MOSFET for preventing leakage from the battery to the input through the body diode of MOSFET Q2. It also is used as an input-current sensor to monitor the adapter current.

MOSFET Q4 is used to actively monitor and control the battery-charging current to achieve DPM. When the input power is sufficient to support both the system load and battery charging, the battery is charged with the desired charge-current value of $I_{\rm CHG}$. If the system load $(I_{\rm SYS})$ is suddenly increased and its total adapter current reaches the current-limit setting $(I_{\rm REF})$, the input-current regulation loop actively regulates and maintains the input current at the predefined $I_{\rm REF}$ input reference current. This is achieved by reducing the charge current while giving higher priority to powering the system so it can reach its highest performance. Therefore, the input power is always maximized without crashing the input-power source, while the available power is dynamically shared between the system and battery charging.

DPM based on input voltage

If a third-party power source is plugged into a system that cannot identify its current limit, it is difficult to use DPM based on limiting the input current. Instead, DPM is based on the input voltage (Figure 2). Resistor dividers R1 and R2 are used to sense the input voltage and are fed into the error amplifier of the input-voltage regulation loop. Similarly, if the system load is increased, causing the input current to exceed the adapter's current limit, the adapter voltage starts to decrease and eventually reaches the predefined minimum input voltage. The input-voltage regulation loop is activated to maintain the input voltage at the predefined level. This is achieved by automatically reducing the charge current so that the total current drawn from the input-power source reaches its maximum value without crashing the source. Therefore, the system can track the adapter's maximum input current. The input-voltage regulation is designed to keep the voltage high enough to fully charge the battery. For example, the voltage can be set around 4.35 V to fully charge a single-cell, Li-Ion battery pack.

Battery-supplement mode


DPM based on input current or input voltage can draw the maximum power from the adapter without crashing it. For portable devices such as smartphones and tablets, the system load is usually dynamic with a high pulsating current. What happens if the pulsating system's peak power is higher than the input power, even when the charge current is already reduced to zero? The input-power source could crash without active control.

One solution is to increase the adapter's power rating, but this increases the adapter's size and cost. Another solution is to temporarily have the battery provide additional power to the system by turning the MOSFET Q4 on to discharge the battery instead of charging it. Combining the DPM control and the battery-supplement mode allows the adapter to be optimized to support the average power instead of the maximum peak system power, reducing the cost and achieving the smallest solution size.

Design considerations for improving system performance

Portable systems such as tablets and smartphones require instant turn-on to provide a good user experience. This means that whether the battery is fully charged or deeply discharged, the system will turn on instantly when an adapter is plugged in.

Figure 2. DPM based on input voltage



As an example, suppose that a one-cell Li-Ion battery is used for the systems in Figures 1 and 2. If the battery is directly connected to the system without MOSFET Q4, the system bus voltage (V_{BUS}) is the same as the battery voltage. A deeply discharged battery with less than 3 V may prevent system turn-on. The user may have to wait until the battery is charged to 3.4 V before turning on the system. In order to support instant turn-on, MOSFET Q4 is added to operate in linear mode to maintain the minimum system-operation voltage while simultaneously charging a deeply discharged battery. The minimum system voltage is regulated by the switching converter, and the charge current from Q4 is regulated with a linear control loop. Once the battery voltage reaches the minimum system voltage, MOSFET Q4 is fully turned on. Its charge current is then regulated by the duty cycle of the synchronous buck converter. So the system voltage is always maintained between the minimum system-operation voltage and the maximum battery voltage for powering the system.

In a 5-V USB charging system, all series resistance between the power source and the battery contributes to charging efficiency. This resistance in the charging path consists of the ON resistance of FETs Q1, Q2, and Q4 and about 250 m Ω from the USB cable. It is not unusual to have a 4.5-V charger input after a cable voltage drop. Therefore, it is critical to design a charger with the lowest possible

FET ON resistance to minimize charging time. Figure 3 compares the charging time of a design using the Texas Instruments bq24190 USB/ adapter charger and an alternative design having an extra 80 m Ω in the charging path. It can be seen that, with a 4.5-V input voltage, the charging time of the bq24190 design is reduced by 20% compared with the other design.


Extending battery run time

Of course, the higher the battery capacity, the longer is the battery run time. For a single-cell operating system that usually requires a 3.3-V output, the typical minimum system voltage is around 3.4 V. If the ON resistance of MOSFET Q4 is 50 m Ω , and the battery-discharge current is 3 A, the battery cutoff voltage is 3.55 V. This means that over 15% of the battery capacity is unused. In order to maximize the battery run time, the MOSFET Q4's ON resistance must be

as small as possible. For instance, with an ON resistance of $10~\text{m}\Omega$ and the same peak battery-discharge current of 3 A, the battery cutoff voltage will be 3.43 V. This provides 10% more battery capacity than with an ON resistance of $50~\text{m}\Omega$.


Figure 4 shows an example of a high-efficiency, single-cell I²C battery charger with integrated MOSFETs. This charger supports both USB and AC adapter inputs for tablets and portable media devices. All four power MOSFETs are integrated, while MOSFETs Q1 and Q4 are used to

Figure 3. Effect of high ON resistance in the charging path



sense the input current and battery-charge current, further minimizing the system's solution size. This charger can distinguish between a USB port and an adapter to quickly set the correct input-current limit. Additionally, the charger can operate as a stand-alone charger with internal default charge current, charge voltage, a safety timer, and input-current limits—even when the system is turned off. The charger also has a USB On-the-Go (OTG) function, operating in boost mode to provide a 5-V, 1.3-A output at the USB input from the battery.

Figure 4. High-efficiency, 4-A I²C switching charger with DPM




Thermal performance

Thermal performance is critical for portable devices with a very thin profile because users can easily feel the heat dissipated from the printed circuit board. This heat is due to components that consume a lot of power, such as the battery charger. To combat this, a high-efficiency charger and a good layout are very important. To further improve the thermal performance, a thermal-regulation loop is available in the bg2419x family. It maintains the maximum junction temperature by reducing the charge current once the device reaches the predefined junction temperature. Figure 5 shows the measured battery-charging efficiency in a bg24190 design. Up to 94% efficiency can be achieved with a 5-V USB input. With a 9-V input and a 4-A charge current, there is only a 32°C temperature rise.

Conclusion

This article has shown that DPM based on either input current or input voltage can be used to power portable devices, providing instant system turn-on while simultaneously charging the battery. It has also been shown that adding a battery-supplement mode is critical for optimizing power-system performance. Other design considerations have also been discussed, such as instant turn-on with a depleted battery, battery run time, charging-path resistance, and thermal performance.

Figure 5. Measured battery-charging efficiency at different charge currents



Related Web sites

Power Management:

www.ti.com/power-aaj www.ti.com/battery-aaj www.ti.com/bq24190-aaj www.ti.com/bq24192-aaj

Subscribe to the AAJ: www.ti.com/subscribe-aaj

Techniques for accurate PSRR measurements

By John Rice, System Engineer, Texas Instruments, and Steve Sandler, Managing Director, Picotest

Introduction

In theory, measuring the power-supply-rejection ratio (PSRR) is relatively simple. A variable-frequency signal modulates the power-supply input, and the attenuation of that signal is measured at the output. However, the measurement is highly sensitive to setup noise, including noise from the probe-loop area and the layout of the printed circuit board (PCB). This article explores commonly encountered setup issues that limit PSRR measurement and offers a method to overcome them using high-fidelity signal injectors and a highly sensitive/selective vector network analyzer (VNA).

Input-signal modulation

The easiest way to modulate the input to a regulator is with a line injector, such as the Picotest J2120A. This device accommodates 50 V at the input and an input current of 5 A. Coupled with a VNA, the J2120A directly modulates the input voltage while the VNA measures the input/output attenuation. The drawbacks of this method are the need to break into the input lines and the need to accommodate a voltage drop across the injector. While these drawbacks are generally not issues for bench testing, they can be troublesome when the measurement is performed in circuit.

An alternative way to modulate the input is to capacitively connect the VNA to the device under test by using a low-frequency DC blocker, such as the J2130A DC bias injector. The amplitude of the signal at the input is limited by the VNA's 50- Ω source impedance, but the signal is usually large enough to be measured by the VNA. This method does not require breaking into the input connection and therefore can be performed in circuit without adding any DC loading to the voltage bus being modulated.

Calibration

Before performing a PSRR measurement, it is important to correct for any probe variations. It is also important to measure the noise floor of the setup to determine measurement limitations. The image in Figure 1 shows the test board setup for calibration. The black and white wires are the input from the J2120A line injector. The red and black clips on the right are connected to a J2111A current injector that serves as a 25-mA load. The two probes are connected to a common output ground; and both probe tips are connected to the same input so they see the same modulation signal. A THRU calibration is then performed on the VNA in order to correct for any probe or cable-related imperfections. A flat gain response should be seen on the VNA over the frequency band of interest.

Figure 1. Test board setup for THRU calibration



Figure 2. Noise-floor measurement with setup using scope probes





Figure 3. Noise-floor measurement with output scope probe replaced by $50-\Omega$ coaxial cable



Assessing the noise floor

With the probe calibration completed, the noise floor can be assessed by shorting the output sense probe to the ground connection (Figure 2). It is clear from this measurement that this noise floor is far too high in relationship to the PSRR of most regulators today and that a better setup is required to ascertain the actual PSRR. In general, high-fidelity measurements like PSRR necessitate the use of carefully terminated connections with minimal probe-loop area. In fact, the low-fidelity measurement in Figure 2 is largely a result of induced noise in the wire loop created by the scope probe's ground clips.

In the next measurement setup, shown in Figure 3, the output scope probe is replaced with a 50- Ω coaxial cable via an SMA adapter soldered directly to the output capacitor. The cable is connected to the VNA through a J2130A DC blocker and a J2102A common-mode transformer. The probe is shorted at the output ground to assess the noise floor. From Figure 3 it is clear that the noise floor has been improved with over 90 dB out to 1 kHz. However, since most quiet power regulators from Texas Instruments (TI) have good PSRR out beyond 1 MHz, this noise floor is still unacceptable.

Next, the input-side scope probe is replaced with a $50-\Omega$ coaxial cable soldered directly to the input capacitor (Figure 4). The complete setup (two $50-\Omega$ coaxial cables

Figure 4. Input scope probe replaced by 50- Ω coaxial cable





Figure 5. Complete setup and noise-floor/PSRR measurements



and the J2102A, J2130A, J2120A, and J2111A) and the noise-floor/PSRR measurements are shown in Figure 5. The setup has a much lower noise floor, facilitating a PSRR measurement to 1 MHz and a low-frequency PSRR over 90 dB. The PSRR resonance near 30 kHz is likely a result of the PCB layout or component parasitic interaction.

To illustrate the significance of a good setup, the PSRR of a carefully designed regulator, PCB layout, and setup is shown in Figure 6. This measurement shows that with careful setup and appropriate measurement equipment, it is possible to obtain a significantly lower noise floor, enabling very accurate PSRR measurements. Lastly, to validate the injection methods discussed earlier, the PSRR of TI's LM317 adjustable regulator was measured using a J2120A line injector (method 1) and a J2130A DC bias injector (method 2). Figure 7 shows nearly perfect overlapping plots, which means there is a very good correlation between the two injection methods.

Figure 6. Optimized high-fidelity PSRR and noise-floor measurements





Figure 7. LM317's PSRRs measured with J2120A and J2130A



Conclusion

This article illustrates that although PSRR measurement is simple in concept, the setup is of great significance in achieving an accurate result. A methodology for lowering the noise floor has also been presented.

Reference

 Masashi Nogawa, "A topical index of TI LDO application notes," Application Report. Available: www.ti.com/ sbva026-aaj

Related Web sites

Power Management:

www.ti.com/power-aaj

www.ti.com/lm317-aaj

Subscribe to the AAJ:

www.ti.com/subscribe-aaj

Correcting cross-wire faults in modern e-metering networks

By Thomas Kugelstadt

Senior Systems Engineer

Electricity metering (e-metering) for commercial and residential applications relies heavily on long-haul, differential data-transmission networks based on the TIA/EIA-485 standard, commonly referred to as RS-485. In order to overcome the large ground-potential differences often encountered between remotely located bus nodes, each node is galvanically isolated, with regards to signal and supply lines, from the local e-metering circuitry.

The e-metering network is a typical master/slave system in which a host processor in the master node (located in a control center) sequentially addresses multiple slave nodes (located in the individual end customer's premises) along the bus.

With a single network comprising up to 60 nodes typically, the potential for unintentionally cross-wiring the two conductors of the twisted-pair bus cable can be rather high, if neither preventive measures during network installation nor corrective measures during network operation are applied.

The e-metering companies in the United States and Europe rely heavily on trained installation personnel and visually distinctive, color-coded cabling as preventive measures. This approach allows for the use of standard transceivers and cabling, such as isolated RS-485 transceivers and CAT-5 cable.

To further reduce the risk of wiring faults, recent network designs have been implementing a so-called training

sequence that causes the slave nodes to adjust to the signal polarity of the master. During this sequence, the master broadcasts a unique bit pattern to all slaves. The same bit pattern, initially stored in each slave processor during power-up, is then compared with the pattern sent by the master. If the patterns match, the slave maintains its signal polarity. In the case of a mismatch, the slave processor inverts the signal polarity of both the incoming receive data and the outgoing transmit data. This inverting process is typically accomplished through an Exclusive-OR function within the slave processor and does not require any changes in hardware design. Thus, the proper operation of standard transceivers is still maintained.

In contrast to this approach, Asian e-metering companies push for more cost savings in network designs by using:

- Personnel inexperienced in network installation
- Low-cost, non-color-coded lamp wire instead of twistedpair cable
- Dedicated transceivers with integrated signal-polarity correction

Figure 1 shows a typical e-metering network with SN65HVD888 polarity-correction (POLCOR) transceivers from Texas Instruments (TI). The master node contains a failsafe-biasing resistor network ($R_{\rm FS}$ and $R_{\rm T}$) that determines the signal polarity on the bus. Both master and slave nodes require integrated polarity-correction logic in





Figure 2. Polarity-correction timing after power-up



order to match the bus's signal polarity during bus idling. This correction logic consists of a debounce filter whose debounce time distinguishes between long data strings of the same signal polarity and actual bus-idle time. Due to the wide temperature range, across which the SN65HVD888 must be able to operate, the debounce time can vary between a lower limit of $t_{\rm FS(min)}$ = 44 ms and an upper limit of $t_{\rm FS(max)}$ = 78 ms.


This means that a polarity correction might be initiated by a constant bus voltage that is present for as little as 44 ms. Therefore, a data string of consecutive 0 bits must be shorter than 44 ms to avoid causing polarity correction. Alternatively, an intended polarity correction, typically required after powering up the network or after the installation of a new bus node, requires a bus-idle voltage to be present for longer than 78 ms to ensure that the polarity correction is completed.

Hence, constant bus signals shorter than 44 ms are considered valid data. Those exceeding 78 ms are considered bus-idle states. Only idle states with differential voltages more negative than the negative receiver input threshold (V_{IT-}) cause the correction logic to invert signal polarity. Otherwise, a transceiver maintains its polarity status. Figure 2 gives an example of the polarity correction after a power-up sequence.

During power-up, the receiver output (R) is undefined. Once the slave-node supply $(V_{\rm SS})$ is stable, the bus must idle for at least $t_{\rm FS(max)}$ to ensure that the polarity correction is completed. Because of the cross-wire fault, the positive bus voltage at the master's failsafe network $(V_{AB(M)})$ appears negative at the transceiver input. Thus, after completion of $t_{\rm FS(max)}$, the transceiver's internal polarity is switched to invert receive and transmit data. Hence, the negative input voltage $(V_{AB(S)})$ is converted into a positive output voltage.

The minimum debounce time of $t_{FS(min)}$ = 44 ms allows for the transmission of a 250-bps UART frame with eleven 0 bits without triggering the POLCOR logic. The bit rate of 250 bps was chosen to be lower than the minimum 300 bps used in e-metering. The structure of the UART frame with its start, data, parity, and stop bits is shown in Figure 3.

Figure 3. Standard UART frame will not trigger a polarity correction



Polarity correction with DL/T645 protocol

The e-metering protocol standard DL/T645 has further provisions to distinguish between long data strings of the same polarity and bus-idle states. Figure 4 shows how an example power value of 340078.56 W is processed within slave and master nodes.

The DL/T645 protocol calls for the measured decimal value in the driving slave node to be divided into groups of two digits. Each two-digit pair is converted into hexadecimal format (indicated by "h"). When these hex values arrive at the driver input, a 33h value is added. The resulting sum pattern is then transmitted through the driver output across the bus towards the master.

At the receiving master input, 33h is subtracted from the incoming sum pattern, thus yielding the original raw transmit data. Further, data processing converts the hex values back into decimal format. Figure 5 shows a DL/T645-compliant data frame operating at the minimum rate of 300 bps and compares it to the minimum debounce time of 44 ms. Here the DL/T645 protocol requires a string of ten 0 bits (eight data bits plus the start and parity bits) to be converted into a bit sequence with a maximum of two consecutive 1 or 0 bits. However, because the start bit is always 0, a maximum of three consecutive 0 bits can occur at the beginning of a frame. Their combined duration of 10 ms, however, is far too short to cause an unintentional polarity correction.

Based on the three 0 bits at the frame start, it can be determined how far the data rate can be safely reduced when one bit is added as a guard band. If the four bits are spread across the 44-ms time window, the bit interval becomes 11 ms. This results in a minimum data rate of $1/11 \text{ ms} \sim 91 \text{ bps}$. Therefore it is safe to say that the SN65HVD888 transceiver supports DL/T645-compliant data rates down to 100 bps.

Figure 4. Adding 33h to raw transmit data ensures short bit strings of the same polarity




Figure 5. DL/T645-compliant data frame does not falsely trigger polarity correction





Figure 6. Simplified data link



Bus loading

To determine the maximum number of slave nodes the master can drive, two load conditions are evaluated—dynamic or AC loading, and static or DC loading.

AC loading


AC loading exists during data transmission when the master commands a slave to send data and the slave responds to this request. During this normal operation, signal transients occur on the bus that are affected by the capacitances of the bus cable, node connectors, transceiver inputs, and power supplies. To minimize the effect of capacitive reactance on the signal, e-metering networks operate at low data rates of 300 bps to 20 kbps. Therefore, the following discussion considers only resistive loads.

Figure 6 shows a simplified data link between a master, its failsafe-biasing network, and a remotely located slave receiver. Due to their large capacitance, the voltage supplies of the master (V_{SM}) and the slave (V_{SS}) can be seen as short circuits for AC signals. Hence, for the master node, the two failsafe resistors (R_{FS}) are connected in series and lie parallel to the termination resistor (R_T) . The slave nodes are connected in a similar way. Here the internal DC-bias resistors $(R_2$ and $R_3)$ are in parallel to one another, and their combined resistance is in series to a typical high-impedance R_1 . Occasionally external pull-up/pull-down resistors $(R_{PU}$ and R_{PD} , respectively) are used to further bias the node input. These resistors do nothing but load the bus because they lie in parallel to the internal resistance network of the receiver.

Note that when R_{FS} is kept between 1 and 2 $k\Omega,$ it is sufficient to bias the entire bus with a low-impedance biasing network at the master without further biasing at the slave nodes.

The resulting equivalent AC circuit is shown in Figure 7. Here $2R_B/n$ represents the input resistance of multiple (n) transceivers. Because the EIA-485 standard specifies a maximum differential driver load of $R_L=54~\Omega$, the parallel

Figure 7. Equivalent AC network



combination of all resistances on the bus must not exceed this value. This requirement is expressed in Equation 1:

$$\frac{1}{R_{L}} = \frac{1}{R_{T}} + \frac{1}{2R_{FS}} + \frac{n}{2R_{B}}$$
 (1)

Solving for n yields Equation 2, which gives the maximum number of bus nodes that should be used under an AC-loading condition:

$$n = 2R_B \times \left(\frac{1}{R_L} - \frac{1}{R_T} - \frac{1}{2R_{FS}}\right)$$
 (2)

Two commonly applied network designs are as follows:

1. The master uses a failsafe network with R_T =120 Ω and R_{FS} = 1 $k\Omega,$ while each slave is biased with external pull-up/pull-down resistors of R_{PU} = R_{PD} = 20 $k\Omega,$ so that $R_B\sim 18~k\Omega.$ Under these conditions, the maximum number of potential nodes on the bus is limited to

$$n = 2 \times 18 \text{ k}\Omega \times \left(\frac{1}{54 \Omega} - \frac{1}{120 \Omega} - \frac{1}{2 \text{ k}\Omega}\right)$$

= 348 nodes. (3)

2. The other scenario uses no termination resistor and rather high-impedance failsafe resistors of 10 k Ω . Also, the slave nodes operate without external biasing ($R_{PU} = R_{PD} = \infty$). In this case, R_B consists of only the receiver's internal resistance, which for the SN65HVD888 is 184 k Ω

per input. Due to this high-impedance loading, the theoretical number of bus nodes increases drastically to

$$n = 2 \times 184 \text{ k}\Omega \times \left(\frac{1}{54 \Omega} - \frac{1}{40 \text{ k}\Omega}\right) = 6805 \text{ nodes.}$$
 (4)

These two examples yield rather high numbers of bus nodes in comparison to the average e-metering network comprising only 40 to 60 nodes. The next section, "DC loading," shows that the AC-loading evaluation is misleading, as it does not consider the bus's leakage currents caused by the bus-node supplies.

DC loading

DC loading occurs during bus idling when no transceiver is actively driving the bus. In this state, the supply of the master (V_{SM}) drives current through the nearby failsafe network to establish a positive bus failsafe voltage $(V_{FS}).$ This voltage determines the signal polarity for all slave nodes. Like the master supply, the slave supply (V_{SS}) drives current through its internal resistor network. Part of this current leaks through the input resistance $(R_{\rm I})$ into the bus. The remaining current then flows through $R_{\rm T}$ and returns through $R_{\rm I}$ of the opposite terminal (Figure 6).

Correctly wired nodes drive currents through R_T in the same direction as the master supply. However, cross-wired nodes drive current in the opposite direction through R_T . This reduces the combined current through R_T , and with it the failsafe voltage $(V_{\rm FS}).$ At a certain number of cross-wired nodes, $V_{\rm FS}$ can become so small that it falls within the receiver's input sensitivity, causing all bus nodes to assume indeterminate output states. To avoid this condition, the failsafe network at the master must be dimensioned so that even if all slaves are cross-wired, a positive $V_{\rm FS}$ is still maintained.


Figure 8 illustrates this scenario for only one slave node in order to simplify the mathematical derivations of the voltage and current relations within the network. Because V_{SM} equals V_{SS} , both supplies are simplified to V_{S} .

Equations 5 and 6 describe the two existing voltage loops, while Equation 7 expresses the current in the upper summing node:

$$-V_S + I_M \times 2R_{FS} + I_T \times R_T = 0$$
 (5)

$$-V_S + I_S \times 2R_B - I_T \times R_T = 0$$
 (6)

Figure 8. Equivalent DC network



$$I_{T} = I_{M} - n \times I_{S} \tag{7}$$

Note that in Equation 7, the slave current (I_S) is multiplied by a factor n, indicating multiple slave nodes.

The master and slave currents are determined by solving Equation 5 for I_M and Equation 6 for I_S , yielding Equations 8 and 9, respectively:

$$I_{M} = \frac{V_{S} - I_{T} \times R_{T}}{2R_{FS}}$$
 (8)

$$I_{S} = \frac{V_{S} + I_{T} \times R_{T}}{2R_{B}}$$
 (9)

Inserting the equations for I_M and I_S into Equation 7 and substituting I_T with V_{FS}/R_T gives

$$\frac{V_{FS}}{R_T} = \frac{V_S \times (R_B - R_{FS} \times n)}{R_B \times (2R_{FS} + R_T) + R_{FS} \times R_T \times n}.$$
 (10)

Solving Equation 10 for $R_{\rm FS}$ provides the fails afe resistor value necessary to keep $V_{\rm FS}$ positive:

$$R_{FS} = \frac{V_{S} - V_{FS}}{2V_{FS}/R_{T} + n \times (V_{S} + V_{FS})/R_{B}}.$$
 (11)

For applications without a termination resistor ($R_T = \infty$), Equation 11 simplifies to

$$R_{FS} = \frac{R_B \times (V_S - V_{FS})}{n \times (V_S + V_{FS})}.$$
 (12)

Figure 9 shows the values of R_{FS} and the master supply current (I_M) as functions of bus-node count. Figure 9a was created by using Equation 11, assuming a termination resistor of 120 Ω . Figure 9b was created by using Equation 12, assuming no termination. Both figures were created for a failsafe voltage of 110 mV.

Figure 9c shows the master supply current (I_M) for both cases. Despite the low-impedance load of 120 $\Omega,\,I_M$ in the failsafe network with termination is merely 1 mA larger than I_M in the network without termination.

Conclusion

The SN65HVD888 POLCOR transceiver provides polarity correction for cross-wired bus cables by means of debounce filtering. The filter's minimum debounce time $(t_{\rm FS(min)})$ determines the maximum duration of consecutive bits of equal polarity, while its maximum debounce time $(t_{\rm FS(max)})$ determines the minimum bus-idle time for a complete signal-polarity correction.

The SN65HVD888 requires polarity correction only after a power-up sequence. Once completed, the polarity status is stored within the transceiver and consistently applied to both receive and transmit data. Switching the transceiver between transmit and receive mode does not alter the polarity status.

The transceiver supports DL/T645 data rates well below 300 bps. The recommended failsafe-biasing network uses a 120- Ω termination resistor and two 1.1-k Ω failsafe-biasing resistors.

References

1. "Bus-polarity correcting RS-485 transceiver with IEC-ESD protection," SN65HVD888 Datasheet. Available: www.ti.com/sllseh3-aaj

- 2. DL/T 645-1997 multi-function watt-hour meter communication protocol, People's Republic of China, Ministry of Electricity. Available: www.chinesestandards.cn
- 3. "Interface circuits for TIA/EIA-485 (RS-485)," Application Report. Available: www.ti.com/slla036-aaj
- 4. "RS-422 and RS-485 standards overview and system configurations," Application Report. Available: www.ti.com/slla070-aaj
- 5. TIA/EIA-485-A, Electrical characteristics of generators and receivers for use in balanced digital multipoint systems, Telecommunications Industry Assoc., 2003. Available: www.tiaonline.org
- 6. TIA/EIA-TSB 89: Application guidelines for TIA/EIA-485-A, Telecommunications Industries Assoc., Jan. 1, 2006. Available: www.techstreet.com/products/1525598
- 7. ISO/IEC 8482: 1993 Information technology— Telecommunications and information exchange between systems—Twisted pair multipoint interconnections, International Standards Organization, 1993. Available: www.iso.org

Related Web sites


Interface:

www.ti.com/interface-aaj www.ti.com/sn65hvd82-aaj www.ti.com/sn65hvd888-aaj

Subscribe to the AAJ:

www.ti.com/subscribe-aaj

Figure 9. Effects of failsafe resistance (R_{FS}) with and without termination



Designing active analog filters in minutes

By Bonnie Baker

Senior WEBENCH® Applications Engineer

Introduction

Active analog filters can be found in almost every electronic circuit. Audio systems use filters for frequency-band limiting and equalization. Designers of communication systems use filters for tuning specific frequencies and eliminating others. To attenuate high-frequency signals, every data-acquisition system has either an anti-aliasing (low-pass) filter before the analog-to-digital converter (ADC) or an anti-imaging (low-pass) filter after the digital-to-analog converter (DAC). This analog filtering can also remove higher-frequency noise superimposed on the signal before it reaches the ADC or after it leaves the DAC. If an input signal to an ADC is beyond half of the converter's sampling frequency, the magnitude of that signal is converted reliably; but the frequency is modified as it aliases back into the digital output.

A low-pass, high-pass, band-pass, or band-stop filter can be efficiently designed with the WEBENCH® Filter Designer software from Texas Instruments (TI). This application replaces TI's FilterPro TM and the former

National Semiconductor's WEBENCH Active Filter Designer software. It uses the approach of these programs and formulas verbatim when generating active filters. But it goes beyond these two programs by allowing in-depth adjustments to filter variables, optimizing the filter, finding appropriate TI operational amplifiers (op amps) for the filter circuits, and providing SPICE simulation capability.

Key design parameters for a low-pass analog filter

The frequency-domain specifications of a low-pass analog filter include four fundamental parameters:

- fc, the filter's -3-dB cutoff frequency
- Ao, the gain of the filter
- Asb, the stop-band attenuation
- fs, the frequency of the intercept to the stop-band attenuation

These parameters are shown in WEBENCH Filter Designer's Filter Type window in Figure 1. The frequency span from DC to the cutoff frequency (fc) is the pass-band




Figure 1. WEBENCH® Filter Designer's key analog-filter parameters

region. The magnitude of the response in the pass band is Ao in Figure 1. The response in the pass band can be flat with no ripple, as it is with a Butterworth or Bessel filter. Conversely, a Chebyshev filter has a ripple up to the cutoff frequency. The magnitude of the ripple error of a Chebyshev filter is $2\Delta A_{MAX}$.

As the response of the filter goes beyond fc, it falls through the transition band to the stop-band region. The filter approximation (Butterworth, Chebyshev, Bessel, etc.) determines the bandwidth of the transition band and the order (M) of the filter. The number of poles in the transfer function determines the filter order. For instance, if a filter has three poles in its transfer function, it is a third-order filter.


Generally, the transition band becomes smaller when more poles are used to implement the filter design, as shown in Figure 2 for a Butterworth low-pass filter. Ideally, a low-pass, anti-aliasing filter should perform with a "brick-wall" style of response, with an extremely small transition band. Practically speaking, this is not the best approach for an anti-aliasing solution. With active-filter design, every two poles require an op amp. For instance, a 32nd-order filter requires 16 op amps, 32 capacitors, and up to 48 resistors.

Analog filter-approximation types

Figure 3 shows the low-pass-filter types available in the Solutions window from the WEBENCH Filter Designer's Visualizer screen. This screen appears after the user clicks on the Start Filter Design button shown in Figure 1.

The more popular filter-approximation types are the Butterworth, Chebyshev, and Bessel. Filters can be

Figure 2. Increased number of poles in Butterworth filter creates sharper rolloff



identified by examining amplitude versus frequency domain and amplitude versus time domain.

Butterworth filter


The transfer function of a Butterworth filter consists of all poles and no zeroes and is represented by

$$\frac{V_{OUT}}{V_{IN}} = \frac{Ao}{a_0 s^n + a_1 s^{n-1} + a_2 s^{n-2} \ldots a_{n-1} s^2 + a_n s + 1}.$$

Figure 3. Low-pass-filter types in WEBENCH® Filter Designer

Solutions										
olutions	: (7 found)									
Select	Filter Response	Color	Order	Max Q	Att (dB)	Passband Ripple (dB)	Group Delay (usec)	Group Delay Flatness (usec)	Settling Time (usec)	Step Response Overshoot (%)
Select	Transitional Gaussian to 6dB	Green	4	1.32	-47.59	0.380	367.676	9.147	1489.356	0.79
Select	Linear Phase 0.05°	Blue	4	1.07	-46.41	0.437	361.873	2.088	1490.866	1.06
Select	Butterworth	Black	4	1.31	-55.91	0.002	448.464	32.576	2717.626	10.82
Select	0.2dB Chebyshev	THREAS	4	2.435	-60.15	0.199	816.477	405.321	4215.482	15.20
Select	Linear Phase 0.5°	Magenta	4	1.34	-48.78	0.317	379.450	16.052	1529.731	1.78
Select	Bessel	Red	5	0.92	-49.26	0.446	385.154	1.83e-4	1169.675	0.77
Select	Transitional Gaussian to 12dB	Aqua	5	1.52	-52.56	0.562	400.004	13.012	1521.612	0.00

Figure 4 shows that the response of a fourth-order, lowpass Butterworth filter is flat in the pass-band portion. The technical term for this characteristic is *maximally flat*. Later it will be shown that the rate of attenuation in the transition band is not as good as with the Chebyshev filter. Figure 5 shows that the step response of the same fourth-order Butterworth filter has some overshoot and ringing in the time domain. If the filter order were higher, this overshoot would also be higher. If this filter is used after a multiplexer, its settling time should be considered.







Figure 5. Step response of fourth-order, lowpass Butterworth filter



Chebyshev filter

The transfer function of the Chebyshev filter is similar to the Butterworth filter only in that it has all poles and no zeroes:

$$\frac{V_{OUT}}{V_{IN}} = \frac{Ao}{a_0 + a_1 s + a_2 s^2 + \dots a_{n-1} s^{n-1} + s_n}$$

Figure 6 shows that the frequency response of a fourth-order, low-pass Chebyshev filter has a 0.2-dB ripple in the pass-band region. The pole placement in the circuit design determines this ripple. In general, an increase in ripple magnitude lessens the width of the transition band.

The ripple magnitude of $2\Delta A_{MAX}$ (Figure 1) theoretically can be as large or as small as desired. A high-ripple magnitude generally results in more error in the pass-band region but a faster attenuation in the transition band.

The rate of attenuation in the transition band is steeper than for a Butterworth filter. For instance, to meet the transition bandwidth of a third-order Chebyshev with a 0.5-dB ripple, a fourth-order Butterworth filter is required. Although with the Chebyshev filter there is ringing in the pass-band region, the stop band is devoid of ringing.

The step response of a fourth-order, low-pass Chebyshev filter with a 0.2-dB ripple has a fair degree of overshoot and ringing (Figure 7).

The overshoot and ringing phenomena are a consequence of the phase response in the frequency domain. Recall that the Fourier analysis of a step response (or square wave) shows that a square wave can be constructed by adding odd harmonic sinusoidal signals. Consequently, the higher frequencies from the step input arrive at the output of the filter before the lower frequencies. This is called a *distortion group delay*. This group delay in seconds is calculated as

Change in phase/Change in frequency 360

Figure 6. Frequency response of fourth-order, low-pass Chebyshev filter





Figure 7. Step response of fourth-order, lowpass Chebyshev filter



Comparison of filter-approximation types

For low-pass filters, the type of filter approximation affects the frequency response before and beyond the filter's cutoff frequency. Since the inverse of frequency (in hertz) is seconds, the filter type inversely impacts the time domain. Table 1 compares low-pass Butterworth, Chebyshev, and Bessel filters in the frequency domain (pass-band and transition regions) and the time domain (step response).

Table 1. Comparison of filter-approximation types

FILTER TYPE	PASS BAND	TRANSITION REGION	STEP RESPONSE
Butterworth	Maximally flat magnitude response in the pass band	Steeper than Bessel, but not as good as Chebyshev filter	Some overshoot and ringing, but less than the Chebyshev filter
Chebyshev	Ripple in the pass band	Steeper than Butterworth and Bessel filters	Fair degree of overshoot and ringing
Flat magnitude response in the pass band		Slower than Butterworth and Chebyshev filters	Very little over- shoot or ringing as compared to Butterworth and Chebyshev filters

Getting started with WEBENCH Filter Designer

TI's Filter Designer lets engineers design, optimize, and simulate complete multistage active-filter solutions within minutes. Optimized filter designs can be created with a selection of TI op amps and passive components from TI's vendor partners.

The Filter Designer software can be accessed at www.ti.com/webenchfilters-aaj along with a quick tutorial. A filter can be selected from low-pass, high-pass, band-pass, and band-stop types. Performance constraints for attenuation, group delay, and step response can be specified if desired, and there are a variety of filter responses to choose

from, such as Chebyshev, Butterworth, Bessel, linear phase, and transitional Gaussian. The filter response best suited for the design is determined by optimizing for pulse response, settling time, lowest cost, pass-band ripple, and stop-band attenuation.

Sallen-Key or multiple feedback topologies are design options for each filter stage, and the best op amps for the design are chosen by evaluating gain bandwidth versus current versus cost and other parameters. The resistor/capacitor tolerances can be specified as ideal, 0.5, 1, 2, 5, 10, or 20%. Experimenting with user-defined capacitor seed values adjusts the range of resistor values in the filter design. Filter topologies can also be optimized for sensitivity, lowest cost, and smallest footprint.

The design can then be analyzed by running SPICE electrical simulation with the option for a closed-loop frequency response, a step response, or a sine-wave response. The input conditions of these options can be adjusted in order to evaluate different output results.

References

- 1. Bonnie Baker. (July 23, 2013). "Closer to real-world analog filters." *EDN* [Online]. Available: www.edn.com
- 2. Bonnie Baker. (Sept. 13, 2013). "Simply an adjustable low-pass filter." *EDN* [Online]. Available: www.edn.com
- 3. Arthur B. Williams, *Electronic Filter Design Handbook*. New York: McGraw-Hill, Inc., 1981.
- 4. Lawrence P. Huelsman, *Active and Passive Analog Filter Design: An Introduction*. New York: McGraw-Hill, Inc., 1993.

Related Web sites

Amplifiers:

www.ti.com/amplifier-aaj

Tools:

www.ti.com/webenchfilters-aaj

Subscribe to the AAJ:

www.ti.com/subscribe-aaj

Driving solenoid coils efficiently in switchgear applications

By Sanjay Pithadia

Senior Analog Applications Engineer

Introduction

A primary objective of all power systems is to maintain a very high level of continuity of service and, when intolerable conditions occur, to minimize their extent and the outage time. Loss of power, voltage dips, overcurrents, and overvoltages will occur because it is impossible to avoid the consequences of natural events, physical accidents, equipment failure, or misoperation owing to human error. A combination of devices used to protect electrical equipment from these events is known as switchgear. Solenoids and relays are integral parts of any switchgear equipment, as they connect/disconnect the mains to/from the protected equipment through coil energization and contacts. This article touches upon the characteristics of solenoid coils typically found in relays, contactors, and valves. It also covers methods of driving them and explains a trend in efficient driving. This article also shows some example switchgear application circuits.

Overcurrent-protection devices, such as circuit breakers, are used to protect conductors from excessive current flow. These protective devices are designed to keep the flow of current in a circuit at a safe level to prevent the circuit conductors from overheating. Contactors are primarily used to make (connect) or break (disconnect) contact in the conducting element. They are used in systems where the break-and-make connection is either frequent or unchanged for long time periods.


To protect a circuit against heavy currents, a protective device must determine when a fault condition develops and automatically disconnect the electrical equipment from the source. An overcurrent-protection device must be able to recognize the difference between overcurrents and short circuits and to respond in the proper way. Slight overcurrents can be allowed to continue for some period of time; but, as the current magnitude increases, the protection device must respond faster. For instance, short circuits must be interrupted instantaneously.

Characteristics of solenoid coils

Electromechanical solenoids consist of an electromagnetically inductive coil wound around a movable steel or iron slug termed the *armature*. The coil is shaped such that the armature can be moved in and out of its center, altering the coil's inductance and thereby becoming an electromagnet (Figure 1). The armature is used to provide a mechanical force to some mechanism.

A solenoid's main electrical characteristic is that of an inductor, in that it possesses inductance, which is the characteristic that opposes any change in current. This is

Figure 1. Working of a solenoid



why current does not immediately reach a maximum level when a solenoid is energized. Instead, the current rises at a steady rate until it is limited by the DC resistance of the solenoid. An inductor (in this case a solenoid) stores energy in the form of a concentrated magnetic field. Whenever current is present in a wire or conductor, a magnetic field, however small, is created around the wire. With many turns of wire wound into a coil, such as in a solenoid, the magnetic field becomes very concentrated. This electromagnet can be used to control a mechanical valve via an electrical signal. As soon as the solenoid is energized, the current increases, causing the magnetic field to expand until it becomes strong enough to move the armature. The armature movement increases the concentration of the magnetic field as the armature's own magnetic mass moves farther into the magnetic field. Remember, a magnetic field changing in the same direction of the current creating it induces an opposing voltage into the windings. Because the magnetic field quickly expands when the armature strokes, it causes a brief reduction in the current through the solenoid windings. After the armature strokes, the current continues on its normal upward path to its maximum level. The result is

the current waveform in Figure 2. Notice the prominent dip in the rising portion of the current waveform.

Driving the solenoid coil: Voltage or current drive?

As mentioned earlier, the armature of a solenoid is used to provide a mechanical force to some mechanism. The force applied to the armature is proportional to the coil's change in inductance with respect to the armature's change in position. The same force is also proportional to the current flowing through the coil (based on Faraday's law of induction). Equation 1 determines the force that a solenoid electromagnet will exert on a passing charge:

Force =
$$Q \times V \times (Magnetic constant \times N \times I)$$
, (1)

where Q is the charge of the passing point charge; V is the velocity of the point charge; the magnetic constant is $4\pi \times 10^{-7}$; N is the number of turns in the solenoid coil; and I is the current running through the solenoid. This shows that the electromagnetic force of a solenoid is directly related to the current.

Traditionally, voltage drive is used to drive the solenoid coils; hence, a continuous power is consumed in the coil. A negative effect of this power consumption is the heating of the coil and, in turn, the entire relay. The coil temperature is a result of ambient temperature; self-heating due to the coil's power consumption of $V \times I$; heating induced by the contact system; magnetization losses due to eddy currents; and other heat sources, such as components in the vicinity of the relay.

Due to coil heating, the coil resistance increases. The resistance at elevated temperature is expressed by Equation 2:

$$R_{\text{Coil}_T^{\circ}C} = R_{\text{Coil}_20^{\circ}C} \Big[1 + k_{R_T} (T^{\circ}C - 20^{\circ}C) \Big], \qquad \textbf{(2)}$$

where $R_{\text{Coil_20^{\circ}C}}$ is the 20°C value for resistance, and k_{R_T} is the thermal coefficient of copper, equal to 0.0034 per degree Celsius. Based on $R_{\text{Coil_20^{\circ}C}}$, typically given in the datasheet of a solenoid coil, the worst-case coil resistance at high temperature can be calculated. During circuit design, care has to be taken that the calculations are made for worst-case conditions, such as the highest possible coil temperature at the operating pick-up voltage.

Another point to note is that for a given coil, the pick-up current remains the same at any condition. The pick-up current depends on the pick-up voltage and the coil resistance ($I_{Pick-up} = V_{Pick-up}/R_{Coil}$). Most relay coils are made of copper wire. Due to the increase in coil temperature, the coil resistance increases as per Equation 2. Hence, the pick-up voltage for the hot coil should be higher to generate the required pick-up current. For example, if a 12-VDC relay's pick-up voltage is 9.6 VDC and the coil resistance is

Figure 2. Solenoid current





Figure 3. Overdesign for solenoid voltage drive



 $400~\Omega$ at $20^{\circ}\mathrm{C}$, then $I_{\mathrm{Pick-up}}=24~\mathrm{mA}.$ When the coil temperature is increased to $40^{\circ}\mathrm{C}$, the coil resistance increases to $432~\Omega.$ Hence the pick-up voltage will be $10.36~\mathrm{VDC}.$ (The pick-up current remains the same.) In other words, an increase in temperature by $20^{\circ}\mathrm{C}$ increases the pick-up voltage by $0.76~\mathrm{VDC}.$ In relays operating with higher duty cycles, the pick-up voltage may increase slightly for each successive cycle due to the coil's temperature rise. Figure 3 shows that the user may have to overdesign the coil if voltage drive is used.

In short, voltage drive forces overdesign because current varies with variations in coil resistance, temperature, supply voltage, and the like. So using current drive is optimal for many devices with solenoids.

Optimizing power consumption


Closing a relay or valve requires a lot of energy. The instantaneous current that activates the solenoid actuator, called the $peak\ current\ (I_{Peak})$, can be high. However, once the relay or valve is closed, the current required to keep it in that condition, called the $hold\ current\ (I_{Hold})$, is significantly less than the peak current. Typically, the hold current is less than the peak current: $I_{Hold} << I_{Peak}$.

When voltage drive is used, the current flowing through the solenoid coil is continuous and higher than when current drive is used (Figure 4). Unlike voltage drive, current drive requires no margin for parameter changes caused by temperature or solenoid-resistance variations. The design requires separate values for peak current, which may be in the range of amperes, and steady-state hold current, which may be only 1/20 of the peak-current value.

Current-control implementations for driving a solenoid coil

Traditionally, the solenoid coil is driven directly through the general-purpose inputs/outputs (GPIOs) of the microcontroller (MCU) (Figure 5a). The coil is activated via a switch controlled by a GPIO from the MCU. A new driving system has been developed that uses pulse-width modulation (PWM) of the waveform (Figure 5b). The coil is activated via a switch controlled by a PWM from the MCU, and the

Figure 4. Solenoid current with voltage drive and current drive



duty cycle determines the average current through the coil. For this article, the Texas Instruments DRV110, a power-saving solenoid controller with integrated supply regulation, was used (Figure 5c). This DRV110-based system was designed to regulate the current with a well-controlled waveform to reduce power dissipation. After the initial ramping, the solenoid current is kept at a peak value to ensure correct operation, after which it is reduced to a lower hold level to avoid thermal problems and reduce

Figure 5. Coil-driving methods





Figure 6. Operation of conventional driver versus DRV110



Step 1: Relay driver is enabled.

Step 2: Start of mechanical movement. This movement generates a back-EMF that counters the solenoid flux, reducing current.

Step 3: End of mechanical movement. (Current increases again.)

Step 4: DRV110 limits pull-in current, saving power.

Steps 5 and 6: Hold mode is entered after a delay. The DRV110's hold-current value is the lowest possible.

power dissipation. The graphs given in Figure 6 compare the operation of a conventional driver with that of the DRV110. Note that other methods reduce voltage but need to have an overhead to guarantee that the hold current is always maintained across temperature.


A typical application circuit based on the DRV110 is shown in Figure 7. The DRV110 controls the current through the solenoid ($L_{\rm S}$), also shown in Figure 7. Activation starts when the EN pin voltage is pulled high, either internally or by an external driver. In the beginning of activation, the DRV110 allows the load current to ramp up to the peak value ($I_{\rm Peak}$) and regulates it there for time $t_{\rm Keep}$ before reducing it to $I_{\rm Hold}$. The load current is regulated at the hold value as long as the EN pin is kept high. The initial current rampup time depends on the inductance and resistance of the solenoid. Once the EN pin is driven to GND, the DRV110 allows the solenoid current to decay to zero.

Determining I_{Peak} and I_{Hold} of the DRV110

The activation (peak) current of the DRV110 is determined by the coil's ON resistance and the pick-up voltage required by the relay. This resistance value at maximum temperature ($R_{\text{Coil_T(max)}}$) and the relay nominal operating voltage (V_{nom}) can be used to calculate the I_{Peak} value required at maximum temperature:

$$I_{\text{Peak}} = \frac{V_{\text{nom}}}{R_{\text{Coil_T(max)}}}$$
 (3)

Figure 7. Typical application circuit for DRV110 and solenoid's current waveform



The hold current of the DRV110 is determined by the ON resistance of the coil and by the voltage required to keep the relay from dropping out. To keep a relay from dropping out, manufacturers give recommended voltage values in their datasheets; however, some margin for vibration and other contingencies should be added to these. Many relay manufacturers give 35% of the nominal voltage as a safe limit. Assuming this to be enough, the $R_{\rm Coil_T(max)}$ value and the relay nominal operating voltage ($V_{\rm nom}$) can be used to calculate the $I_{\rm Hold}$ value that works over the temperature:

$$I_{Hold} = \frac{0.35 \times V_{nom}}{R_{Coil_T(max)}} = 0.35 \times I_{Peak}$$
 (4)

Examples of switchgear applications

Overload protection will cause a device to break the circuit connection if the load current exceeds the rated current of the device for a specified duration. The protection circuit implemented in Figure 8 derives the enable (EN) signal by measuring current as well as voltage. (To simplify Figures 8–10, the DRV110 pin connections for OSC, PEAK, HOLD, and KEEP are not shown.)

A magnetic contactor needs a current to be passed through the coil to move the contacts into a closed or open position. Figure 9 shows the implementation of an RMS-voltage-sensing circuit in a contactor system that uses the DRV110.

Figure 8. Overload protection





Figure 9. Magnetic-contactor system with RMS-voltage sensing






Figure 10. Undervoltage and overvoltage protection

Undervoltage and overvoltage protection also can be implemented by using the DRV110 (Figure 10). Two comparators are used to measure the high and low threshold voltages. Based on the outputs of each comparator, the SR flip-flop sends an enable (EN) signal to the DRV110.

Conclusion

There are many benefits to using a power-saving solenoid controller with integrated supply regulation. To achieve energy savings, current regulation is the most accurate way of controlling actuator force. No margin needs to be added because the system is immune to variations in coil resistance, supply voltage, and temperature. System reliability is also improved because the solenoid action is repeatedly optimal. Finally, system cost is optimized. With energy accurately controlled, coils can be overdriven to get acceptable performance from a smaller, cheaper coil.

Reference

1. "Power saving solenoid controller with integrated supply regulation," DRV110 Datasheet. Available: www.ti.com/slvsba8-aaj

Related Web sites

Amplifiers:

www.ti.com/amplifier-aaj www.ti.com/drv110-aaj

Subscribe to the AAJ:

www.ti.com/subscribe-aaj

Index of Articles

Title	Issue	Page	Lit. No.
Data Converters			
Grounding in mixed-signal systems demystified, Part 2	0. 2013	5	SLYT512
Add a digitally controlled PGA with noise filter to an ADC			SLYT500
Grounding in mixed-signal systems demystified, Part 1			SLYT499
WEBENCH® tools and the photodetector's stability			SLYT487
How delta-sigma ADCs work, Part 2			SLYT438
How delta-sigma ADCs work, Part 1			SLYT423
Clock jitter analyzed in the time domain, Part 3			SLYT422
The IBIS model, Part 3: Using IBIS models to investigate signal-integrity issues			SLYT413
The IBIS model, Part 2: Determining the total quality of an IBIS model			SLYT400
The IBIS model: A conduit into signal-integrity analysis, Part 1			SLYT390
Clock jitter analyzed in the time domain, Part 2			SLYT389
Clock jitter analyzed in the time domain, Part 1			SLYT379
How digital filters affect analog audio-signal levels			SLYT375
How the voltage reference affects ADC performance, Part 3			SLYT355
How the voltage reference affects ADC performance, Part 2			SLYT339
Impact of sampling-clock spurs on ADC performance			SLYT338
How the voltage reference affects ADC performance, Part 1			SLYT331
Stop-band limitations of the Sallen-Key low-pass filter			SLYT306
A DAC for all precision occasions			SLYT300
Understanding the pen-interrupt (PENIRQ) operation of touch-screen controllers			SLYT292
Using a touch-screen controller's auxiliary inputs			SLYT283
Calibration in touch-screen systems			SLYT277 SLYT264
Conversion latency in delta-sigma converters			SLYT253
Using the ADS8361 with the MSP430 TM USI port			SLYT244
Matching the noise performance of the operational amplifier to the ADC			SLYT237
Understanding and comparing datasheets for high-speed ADCs			SLYT231
Low-power, high-intercept interface to the ADS5424 14-bit, 105-MSPS converter for	ę, 2000 · · · · · · ·	0	DEI 1251
undersampling applications	2005	10	SLYT223
Operating multiple oversampling data converters			SLYT222
Simple DSP interface for ADS784x/834x ADCs			SLYT210
Using resistive touch screens for human/machine interface			SLYT209A
Implementation of 12-bit delta-sigma DAC with MSC12xx controller			SLYT076
Clocking high-speed data converters			SLYT075
14-bit, 125-MSPS ADS5500 evaluation			SLYT074
Supply voltage measurement and ADC PSRR improvement in MSC12xx devices			SLYT073
Streamlining the mixed-signal path with the signal-chain-on-chip MSP430F16930	Q, 2004	5	SLYT078
ADS809 analog-to-digital converter with large input pulse signal	Q, 2004	8	SLYT083
Two-channel, 500-kSPS operation of the ADS836110	Q, 2004	5	SLYT082
Evaluation criteria for ADSL analog front end			SLYT091
Calculating noise figure and third-order intercept in ADCs			SLYT090
ADS82x ADC with non-uniform sampling clock			SLYT089
Interfacing op amps and analog-to-digital converters			SLYT104
Using direct data transfer to maximize data acquisition throughput			SLYT111
MSC1210 debugging strategies for high-precision smart sensors			SLYT110
Adjusting the A/D voltage reference to provide gain			SLYT109
Synchronizing non-FIFO variations of the THS1206			SLYT115
SHDSL AFE1230 application	Q, 2002	5	SLYT114
Intelligent sensor system maximizes battery life: Interfacing the MSP430F123 Flash	2 0000	-	OI VIII OO
MCU, ADS7822, and TPS60311	ų, 2002	5	SLYT123
A/D and D/A conversion of PC graphics and component video signals, Part 2: Software	J 2001	-	OI VIII 100
and controlJu			SLYT129
A/D and D/A conversion of PC graphics and component video signals, Part 1: Hardware $\dots Fe$	eoruary 2001	. 11	SLYT138

Title	Issue	Page	Lit. No.
Data Converters (Continued)			
Using SPI synchronous communication with data converters — interfacing the			
MSP430F149 and TLV5616	.February 2001	7	SLYT137
Building a simple data acquisition system using the TMS320C31 DSP			SLYT136
Using quad and octal ADCs in SPI mode	.November 2000	. 15	SLYT150
Hardware auto-identification and software auto-configuration for the			
TLV320AIC10 DSP Codec — a "plug-and-play" algorithm			SLYT149
Smallest DSP-compatible ADC provides simplest DSP interface			SLYT148
Efficiently interfacing serial data converters to high-speed DSPs			SLYT160
Higher data throughput for DSP analog-to-digital converters			SLYT159 SLYT158
Introduction to phase-locked loop system modeling	-		SLYT169
The design and performance of a precision voltage reference circuit for 14-bit and	ay 2000	0	DLI I 10 <i>0</i>
16-bit A-to-D and D-to-A converters	May 2000	1	SLYT168
The operation of the SAR-ADC based on charge redistribution.			SLYT176
A methodology of interfacing serial A-to-D converters to DSPs			SLYT175
Techniques for sampling high-speed graphics with lower-speed A/D converters			SLYT184
Precision voltage references			SLYT183
Evaluating operational amplifiers as input amplifiers for A-to-D converters	August 1999	7	SLYT193
Low-power data acquisition sub-system using the TI TLV1572			SLYT192
Aspects of data acquisition system design	August 1999	1	SLYT191
Power Management			
Power Management Techniques for accurate PSRR measurements	40. 2012	19	SLYT547
Dynamic power management for faster, more efficient battery charging			SLYT546
Low-cost solution for measuring input power and RMS current			SLYT545
Improved LiFePO ₄ cell balancing in battery-backup systems with an Impedance $Track^{TM}$	40, 2010	0	DL11343
fuel gauge	.30. 2013	. 14	SLYT528
Linear versus switching regulators in industrial applications with a 24-V bus			SLYT527
High-efficiency, low-ripple DCS-Control™ offers seamless PWM/power-save transitions			SLYT531
Digital current balancing for an interleaved boost PFC			SLYT517
Designing a negative boost converter from a standard positive buck converter			SLYT516
Synchronous rectification boosts efficiency by reducing power loss			SLYT515
How to pick a linear regulator for noise-sensitive applications			SLYT504
35-V, single-channel gate drivers for IGBT and MOSFET renewable-energy applications			SLYT503
Power MOSFET failures in mobile PMUs: Causes and design precautions			SLYT502
Design of a 60-A interleaved active-clamp forward converter			SLYT501
Simple open-circuit protection for boost converters in LED driver applications			SLYT490
LDO noise examined in detail			SLYT489
Harnessing wasted energy in 4- to 20-mA current-loop systems			SLYT488 SLYT479
Easy solar-panel maximum-power-point tracking for pulsed-load applications			SLYT479
Design considerations for a resistive feedback divider in a DC/DC converter			SLYT469
Charging a three-cell nickel-based battery pack with a Li-Ion charger			SLYT468
Remote sensing for power supplies.			SLYT467
A solar-powered buck/boost battery charger			SLYT466
Controlling switch-node ringing in synchronous buck converters	.2Q, 2012	5	SLYT465
High-efficiency AC adapters for USB charging	.1Q, 2012	. 18	SLYT451
Downslope compensation for buck converters when the duty cycle exceeds 50%	1Q, 2012	. 14	SLYT450
Benefits of a multiphase buck converter			SLYT449
Turbo-boost charger supports CPU turbo mode			SLYT448
Solar lantern with dimming achieves 92% efficiency	.4Q, 2011	. 12	SLYT440
Solar charging solution provides narrow-voltage DC/DC system bus for	40.0011	0	OI VIII 400
multicell-battery applications.			SLYT439
A boost-topology battery charger powered from a solar panel			SLYT424
Challenges of designing high-frequency, high-input-voltage DC/DC converters			SLYT415 SLYT414
I_0 : What it is, what it isn't, and how to use it			SLYT414 SLYT412
10. WITHOU ID IS, WITHOU ID ISITE, WITH HOW TO USE IT	u, 2011	. 10	DHI 1414

Title	Issue	Page	Lit. No.
Power Management (Continued)			
Benefits of a coupled-inductor SEPIC converter. Implementation of microprocessor-controlled, wide-input-voltage, SMBus smart	2Q, 2011	. 14	SLYT411
battery charger	2Q, 2011	. 11	SLYT410
shallow-discharge applications			SLYT402
An introduction to the Wireless Power Consortium standard and TI's compliant solutions \dots			SLYT401
Save power with a soft Zener clamp			SLYT392
A low-cost, non-isolated AC/DC buck converter with no transformer			SLYT391
Computing power going "Platinum"			SLYT382
Coupled inductors broaden DC/DC converter usage			SLYT380
Designing DC/DC converters based on ZETA topology			SLYT372
Discrete design of a low-cost isolated 3.3- to 5-V DC/DC converter			SLYT371
Power-supply design for high-speed ADCs. Li-Ion battery-charger solutions for JEITA compliance			SLYT366 SLYT365
Fuel-gauging considerations in battery backup storage systems			SLYT364
Efficiency of synchronous versus nonsynchronous buck converters			SLYT358
Designing a multichemistry battery charger			SLYT357
Using power solutions to extend battery life in MSP430 TM applications			SLYT356
Reducing radiated EMI in WLED drivers			SLYT340
Selecting the right charge-management solution.			SLYT334
Designing a linear Li-Ion battery charger with power-path control			SLYT333
Taming linear-regulator inrush currents			SLYT332
Using a portable-power boost converter in an isolated flyback application			SLYT323
Cell balancing buys extra run time and battery life	1Q, 2009	. 14	SLYT322
Improving battery safety, charging, and fuel gauging in portable media applications			SLYT321
Paralleling power modules for high-current applications	1Q, 2009	5	SLYT320
Designing DC/DC converters based on SEPIC topology			SLYT309
Compensating and measuring the control loop of a high-power LED driver			SLYT308
Getting the most battery life from portable systems	4Q, 2008	8	SLYT307
New current-mode PWM controllers support boost, flyback, SEPIC, and			
LED-driver applications			SLYT302
Battery-charger front-end IC improves charging-system safety			SLYT294
Understanding output voltage limitations of DC/DC buck converters	- ,		SLYT293
Using a buck converter in an inverting buck-boost topology			SLYT286
Host-side gas-gauge-system design considerations for single-cell handheld applications Driving a WLED does not always require 4 V			SLYT285 SLYT284
Simultaneous power-down sequencing with the TPS74x01 family of linear regulators			SLYT281
Get low-noise, low-ripple, high-PSRR power with the TPS717xx			SLYT280
TPS6108x: A boost converter with extreme versatility.			SLYT279
Power-management solutions for telecom systems improve performance, cost, and size			SLYT278
Current balancing in four-pair, high-power PoE applications			SLYT270
Enhanced-safety, linear Li-Ion battery charger with thermal regulation and			02112.0
input overvoltage protection	2Q. 2007	8	SLYT269
Power management for processor core voltage requirements			SLYT261
LDO white-LED driver TPS7510x provides incredibly small solution size			SLYT260
Selecting the correct IC for power-supply applications	1Q, 2007	5	SLYT259
Fully integrated TPS6300x buck-boost converter extends Li-Ion battery life	4Q, 2006	. 15	SLYT256
bq25012 single-chip, Li-Ion charger and dc/dc converter for Bluetooth® headsets	4Q, 2006	. 13	SLYT255
A 3-A, 1.2-V _{OUT} linear regulator with 80% efficiency and $P_{LOST} < 1~W$			SLYT254
Complete battery-pack design for one- or two-cell portable applications			SLYT248
Single-chip bq2403x power-path manager charges battery while powering system	- ,		SLYT247
TPS65552A powers portable photoflash			SLYT246
TPS61059 powers white-light LED as photoflash or movie light			SLYT245
Powering today's multi-rail FPGAs and DSPs, Part 2			SLYT240
Wide-input dc/dc modules offer maximum design flexibility			SLYT239
TLC5940 PWM dimming provides superior color quality in LED video displays			SLYT238
Practical considerations when designing a power supply with the TPS6211x	1⊌, ∠000	. 11	SLYT234

Title	Issue	Page	Lit. No.
Power Management (Continued)			
TPS79918 RF LDO supports migration to StrataFlash® Embedded Memory (P30)	2006	. 14	SLYT233
Powering today's multi-rail FPGAs and DSPs, Part 1			SLYT232
TLC5940 dot correction compensates for variations in LED brightness			SLYT225
Li-Ion switching charger integrates power FETs4Q,			SLYT224
New power modules improve surface-mount manufacturability			SLYT212
Miniature solutions for voltage isolation			SLYT211
Understanding power supply ripple rejection in linear regulators			SLYT202
Understanding noise in linear regulators			SLYT201
A better bootstrap/bias supply circuit1Q,	2005	. 33	SLYT077
Tips for successful power-up of today's high-performance FPGAs			SLYT079
LED-driver considerations			SLYT084
UCC28517 100-W PFC power converter with 12-V, 8-W bias supply, Part 24Q,			SLYT092
UCC28517 100-W PFC power converter with 12-V, 8-W bias supply, Part 13Q,			SLYT097
Soft-start circuits for LDO linear regulators			SLYT096
Auto-Track TM voltage sequencing simplifies simultaneous power-up and power-down3Q,			SLYT095
Using the TPS61042 white-light LED driver as a boost converter1Q,			SLYT101
Load-sharing techniques: Paralleling power modules with overcurrent protection			SLYT100
Understanding piezoelectric transformers in CCFL backlight applications			SLYT107
Power conservation options with dynamic voltage scaling in portable DSP designs	2002	. 12	SLYT106
Using the UCC3580-1 controller for highly efficient 3.3-V/100-W isolated supply design 4Q,	2002	8	SLYT105
Powering electronics from the USB port	2002	. 28	SLYT118
Optimizing the switching frequency of ADSL power supplies	2002	. 23	SLYT117
SWIFT™ Designer power supply design program			SLYT116
Why use a wall adapter for ac input power?			SLYT126
Comparing magnetic and piezoelectric transformer approaches in CCFL applications1Q,			SLYT125
Power control design key to realizing InfiniBand SM benefits			SLYT124
Runtime power control for DSPs using the TPS62000 buck converterJuly	2001	. 15	SLYT131
Power supply solution for DDR bus termination	2001	9	SLYT130
–48-V/+48-V hot-swap applications			SLYT140
Optimal design for an interleaved synchronous buck converter under high-slew-rate,			
load-current transient conditions	ruary 2001	. 15	SLYT139
Comparison of different power supplies for portable DSP solutions working from a			
single-cell battery	vember 2000	. 24	SLYT152
Understanding the load-transient response of LDOs	vember 2000	. 19	SLYT151
Optimal output filter design for microprocessor or DSP power supply	gust 2000	. 22	SLYT162
Advantages of using PMOS-type low-dropout linear regulators in battery applications Aug	gust 2000	. 16	SLYT161
Low-cost, minimum-size solution for powering future-generation Celeron [™] -type			
processors with peak currents up to 26 A	y 2000	. 14	SLYT171
Simple design of an ultra-low-ripple DC/DC boost converter with TPS60100 charge pumpMay	y 2000	. 11	SLYT170
Powering Celeron-type microprocessors using TI's TPS5210 and TPS5211 controllers Feb	ruary 2000	. 20	SLYT178
Power supply solutions for TI DSPs using synchronous buck convertersFeb	ruary 2000	. 12	SLYT177
Understanding the stable range of equivalent series resistance of an LDO regulator Nov	vember 1999	. 14	SLYT187
Synchronous buck regulator design using the TI TPS5211 high-frequency			
hysteretic controllerNov	vember 1999	. 10	SLYT186
TI TPS5602 for powering TI's DSP			SLYT185
Migrating from the TI TL770x to the TI TLC770x			SLYT196
Extended output voltage adjustment (0 V to 3.5 V) using the TI TPS5210	gust 1999	. 13	SLYT195
Stability analysis of low-dropout linear regulators with a PMOS pass element	gust 1999	. 10	SLYT194

Convecting cross-wire faults in modern e-metering networks	Title	Issue I	age	Lit. No.
Correcting cross-wire faults in modern e-metering networks	Interface			
Basies of debugging the controller area network (CAN) physical layer 3Q, 2013 25 SU77514		.40. 2013	16	SLYT548
ES-485 failsafe biasing: Old versus new transceivers				
Design considerations for system-level ESD circuit protection				SLYT514
How to design an inexpensive HART transmitter				
Data-rate independent half-duplex repeater design for RS-485. 3Q, 2012 15 SLYT480 Extending the SFI bus for long distance communication 4Q, 2011 24 SLYT426 Extending the SFI bus for long distance communication 4Q, 2011 24 SLYT426 Exhatral data-acquisition interfaces with digital isolators 3Q, 2011 21 SLYT425 Designing an isolated FC Buss Interface by using digital isolators 1Q, 2011 20 SLYT425 Designing an isolated FC Buss Interface by using digital isolators 1Q, 2011 20 SLYT425 Designing with digital isolators 3Q, 2010 20 SLYT393 Magnetic-field immunity of digital capacitive isolators 3Q, 2010 20 SLYT393 Designing with digital isolators 3Q, 2009 21 SLYT393 Designing with digital isolators 3Q, 2009 21 SLYT393 SLYT393 Session 3Q, 2008 10 SLYT393 SLYT393 SLYT393 SLYT393 SLYT393 SLYT393 SLYT394				SLYT491
Industrial data acquisition interfaces with digital isolators 3Q, 2011 24 SLTT426 Isolated RS-4-85 transectivers support DMS/12 stage lighting and special-effects applications 3Q, 2011 17 SLTT426 Designing an isolated RC-Bus® interface by using digital isolators 1Q, 2011 17 SLTT438 Interfacing high-voltage applications to low-power controllers 4Q, 2010 29 SLTT338 Magnetic-field immunity of digital capacitive isolators 3Q, 2011 19 SLTT381 Designing with digital isolators 2Q, 2009 21 SLTT338 Designing with digital isolators 2Q, 2009 21 SLTT338 Sessive failsafe for an idie bus. 1Q, 2009 25 SLTT325 SLT535 Sa-485 Passive failsafe for an idie bus. 1Q, 2009 25 SLTT324 SLTT301 Substitute 3Q, 2008 11 SLTT201 SLTT208 SLTT301 Substitute 3Q, 2008 11 SLTT208 SLTT301 SLTT208 SLTT301 SLTT208 SLTT301 SLTT208 SLTT301 SLTT208 SLTT204 SLTT208 SLTT204 SLTT208 SLTT204 SLTT208				SLYT480
Solated RS-485 transceivers support DMX512 stage lighting and special-effects applications 20, 2011 21	Extending the SPI bus for long-distance communication	.4Q, 2011	16	SLYT441
Designing an isolated PC Bus® interface by using digital isolators 1,0,2011 17 SLYT493	Industrial data-acquisition interfaces with digital isolators	.3Q, 2011	24	SLYT426
Interfacing high-voltage applications to low-power controllers	Isolated RS-485 transceivers support DMX512 stage lighting and special-effects applications .	3Q, 2011	21	SLYT425
Magnetic-field immunity of digital capacitive isolators 3Q, 2009 21 SLYT831	Designing an isolated I ² C Bus [®] interface by using digital isolators	.1Q, 2011	17	SLYT403
Designing with digital isolators	Interfacing high-voltage applications to low-power controllers	4Q, 2010	20	SLYT393
Message priority inversion on a CAN bus 1Q, 2009 25 SLYT232 RS-485: Passive failsafe for an idle bus. 1Q, 2009 25 SLYT324 Cascading of input serializers boosts channel density for digital inputs 3Q, 2008 16 SLYT301 When good grounds turn bad—isolate. 3Q, 2008 16 SLYT271 Leabiling high-speed USB OTG finetionality on TI DSPs 2Q, 2007 18 SLYT271 Detection of RS-485 signal loss. 4Q, 2006 17 SLYT241 Improved CAN network security with TI'S SN65HVD1650 transceiver 3Q, 2006 17 SLYT241 Device spacing on RS-485 buses. 2Q, 2006 25 SLYT241 Palisafe in RS-485 data buses 3Q, 2004 16 SLYT203 Falisafe in RS-485 mit load and maximum number of bus connections 1Q, 2004 18 SLYT086 Power consumption of IVPECL and LVDS. 1Q, 2002 23 SLYT152 The SN65LVDS3324 as an ECL-to-LVTTL converter July 2001 19 SLYT152 The Active Fail-Safe feature of the SN65LVDS32A November 2000 30 SLYT163 LVDIS receivers solve pr	Magnetic-field immunity of digital capacitive isolators	3Q, 2010	19	SLYT381
RS-485: Passive failsafe for an idle bus 1Q, 2009 2S SLYT324 Cascading of input serializers boosts channel density for digital inputs 3Q, 2008 11 SLYT391 When good grounds turn bad—isolate! 3Q, 2008 11 SLYT271 Detection of RS-485 signal for ground in the property of the pro	Designing with digital isolators	2Q, 2009	21	
Cascading of input serializers boots channel density for digital inputs 3Q, 2008 15 SLYT298				SLYT325
Shabling high-speed USB OTG functionality on TI DSPs	RS-485: Passive failsafe for an idle bus	1Q, 2009	22	SLYT324
Enabling high-speed USB OTG functionality on TI DSPs	Cascading of input serializers boosts channel density for digital inputs	3Q, 2008	16	SLYT301
Detection of RS-485 signal loss				SLYT298
Improved CAN network security with TTs SN65HVD1050 transceiver				
Device spacing on RS-485 buses 2Q, 2006 25 SLYT241				
Maximizing signal integrity with M-LVDS backplanes 2Q, 2005 11 SLYT203	<u>.</u>	-,		
Failsafe in RS-485 data buses 3Q, 2004 16 SLYT080 The RS-485 unit load and maximum number of bus connections 1Q, 2004 18 SLYT086 Estimating available application power for Power-over-Ethernet applications 1Q, 2004 18 SLYT086 Estimating available application power for Power-over-Ethernet applications 1Q, 2002 23 SLYT127 The SN65LVDS33/34 as an ECL-to-LVTL converter July 2001 19 SLYT132 The Active Fail-Safe feature of the SN65LVDS32A November 2000 35 SLYT154 A statistical survey of common-mode noise November 2000 30 SLYT153 Performance of LVDS with different cables August 2000 30 SLYT163 LVDS: The ribbon cable connection May 2000 19 SLYT172 LVDS receivers solve problems in non-LVDS applications February 2000 33 SLYT180 Skew definition and jitter analysis. February 2000 29 SLYT179 Keep an eye on the LVDS input levels November 1999 17 SLYT187 TIA/ELA-568A Category 5 cables in low-voltage differential signaling (LVDS) August 1999 16 SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications 4Q, 2013 27 SLYT549 Exploring anti-aliasing filters in minutes 4Q, 2013 25 SLYT549 Exploring anti-aliasing filters in injuntes 3Q, 2012 19 SLYT481 Source resistance and noise considerations in amplifiers 3Q, 2012 23 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT481 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT427 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT374 Operational amplifier gain stability, Part 2: OC gain-error analysis 3Q, 2010 24 SLYT374 Operational amplifier gain stability, Part 3: Current-sourcing DACs simplified 1Q, 2010 24 SLYT368 Signal conditioning for piezoelectric sensors 1Q, 2010 24 SLYT3736 Operational amplifier gain stability, Part 1: General system				
The RS-485 unit load and maximum number of bus connections Stirnating available application power for Power-over-Ethernet applications. 1Q, 2004 18 SLYT085 Power consumption of LVPECL and LVDS. 10, 2002 23 SLYT127 The SN65LVDS33/34 as an ECL-to-LVTTL converter July 2001 19 SLYT132 The Active Fail-Safe feature of the SN65LVDS32A November 2000 35 SLYT154 A statistical survey of common-mode noise November 2000 30 SLYT153 Performance of LVDS with different cables August 2000 30 SLYT163 LVDS: The ribbon cable connection May 2000 19 SLYT172 LVDS Treceivers solve problems in non-LVDS applications Skew definition and jitter analysis. February 2000 29 SLYT179 Keep an eye on the LVDS input levels TIA/ELA-568A Category 5 cables in low-voltage differential signaling (LVDS) Amplifiers Driving solenoid coils efficiently in switchgear applications Amplifiers Driving solenoid coils efficiently in switchgear applications 4Q, 2013 27 SLYT544 Designing active analog filters in minutes August 2001 29 SLYT179 Amplifiers Driving solenoid coils efficiently in switchgear applications 4Q, 2013 27 SLYT544 Designing active analog filters in signal conditioners for mixed-signal, multimodal sensor conditioning. 3Q, 2013 25 SLYT549 Surce resistance and noise considerations in amplifiers Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2010 20 SLYT334 Operational amplifier gain stability, Part 3: AC gain-error analysis 2Q, 2010 24 SLYT347 Precautions for connecting APA outputs to other devices 1Q, 2010 24 SLYT347 Precautions for connecting APA outputs to other devices 1Q, 2010 24 SLYT346 Operational amplifier gain stability, Part 1: General system analysis 1Q, 2010 24 SLYT347 Precautions for connecting APA outputs to				
Estimating available application power for Power-over-Ethernet applications. 1Q, 2002 23 SLYT127 Power consumption of LVPECL and LVDS. 1Q, 2002 23 SLYT127 The SN65LVDS33/As an ECL-to-LVTTL converter July 2001 19 SLYT132 The Active Fail-Safe feature of the SN65LVDS32A November 2000 35 SLYT154 A statistical survey of common-mode noise November 2000 30 SLYT153 Performance of LVDS with different cables August 2000 30 SLYT153 LVDS: The ribbon cable connection May 2000 19 SLYT172 LVDS receivers solve problems in non-LVDS applications February 2000 29 SLYT173 LVDS receivers solve problems in non-LVDS applications February 2000 29 SLYT179 Keep an eye on the LVDS input levels November 1999 17 SLYT178 TIAJEIA-568A Category 5 cables in low-voltage differential signaling (LVDS) August 1999 16 SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications 4Q, 2013 27 SLYT549 Exploring anti-aliasing filters in minutes 4Q, 2013 22 SLYT549 Exploring anti-aliasing filters in minutes 4Q, 2013 25 SLYT540 Exploring anti-aliasing filters in minutes 3Q, 2012 29 SLYT549 Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning 3Q, 2012 19 SLYT481 Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT540 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2010 24 SLYT394 Operational amplifier gain stability, Part 3: AC gain-error analysis 2Q, 2010 24 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 24 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2009 23 SLYT366 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs 4Q, 2009 19 SLYT373 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 33 SLYT348 Using fully				
Power consumption of LVPECL and LVDS. 1Q, 2002 23 SLYT127 The SN65LVDS33/34 as an ECL-to-LVTTL converter July 2001 19 SLYT132 The Active Fail-Safe feature of the SN65LVDS32A November 2000 35 SLYT154 A statistical survey of common-mode noise November 2000 30 SLYT153 Performance of LVDS with different cables August 2000 30 SLYT163 LVDS: The ribbon cable connection May 2000 19 SLYT163 LVDS: The ribbon cable connection May 2000 19 SLYT172 LVDS receivers solve problems in non-LVDS applications February 2000 29 SLYT178 Skew definition and jitter analysis. February 2000 29 SLYT178 Keep an eye on the LVDS input levels November 1999 17 SLYT181 TIALEIA-568A Category 5 cables in low-voltage differential signaling (LVDS) August 1999 16 SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications 4Q, 2013 27 SLYT544 Designing active analog filters in minutes 4Q, 2013 22 SLYT549 Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning 3Q, 2012 19 SLYT481 Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT481 Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT481 Converting single-ended video to differential signal input voltages to drive ADCs 4Q, 2010 26 SLYT497 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT374 Precautions for connecting APA outputs to other devices 2Q, 2010 22 SLYT373 Interfacing op amps to high-speed DACs, Part 2: Or gain-error analysis 2Q, 2010 24 SLYT374 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 23 SLYT366 Itterfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 19 SLYT361 Interfacing op amps to high-speed DACs, Part 1: Current-sourcing DACs 3Q, 2009 33 SLYT348 Interfacing op amps to high-speed DACs, Part 1: Current-sourcing DACs 3Q, 2009 34 SLYT348				
The SN65LVDS33/34 as an ECL-to-LVTTL converter The Active Fail-Safe feature of the SN65LVDS32A November 2000. 35 SLYT153 A statistical survey of common-mode noise November 2000. 30 SLYT163 Performance of LVDS with different cables August 2000. 30 SLYT163 LVDS: The ribbon cable connection May 2000. 19 SLYT163 LVDS: The ribbon cable connection May 2000. 19 SLYT179 LVDS receivers solve problems in non-LVDS applications February 2000. 33 SLYT180 Skew definition and jitter analysis. February 2000. 29 SLYT179 Keep an eye on the LVDS input levels November 1999. 17 SLYT188 TIA/EIA-568 Category 5 cables in low-voltage differential signaling (LVDS) Amplifiers Driving solenoid coils efficiently in switchgear applications. 4Q, 2013. 27 SLYT544 Designing active analog filters in minutes 4Q, 2013. 25 SLYT549 Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning. Superational analysis and threshold in ultrasonic distance-ranging automotive applications Superating op amp settling time by using sample-and-hold technique 1Q, 2012. 21 SLYT481 Source resistance and noise considerations in amplifiers. 2Q, 2012. 23 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012. 21 SLYT452 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs. 4Q, 2010. 25 SLYT384 Operational amplifier gain stability, Part 3: AC gain-error analysis Operational amplifier gain stability, Part 2: DC gain-error analysis Operational amplifier gain stability, Part 2: DC gain-error analysis 1Q, 2010. 24 SLYT373 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs simplified 1Q, 2010. 24 SLYT366 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 1Q, 2009. 33 SLYT343 SLYT343				
A statistical survey of common-mode noise A statistical survey of common-mode noise November 2000 A statistical survey of common-mode noise November 2000 A sugust 2000 A sugust 2000 BLYT163 LVDS: The ribbon cable connection May 2000 BLYT163 LVDS receivers solve problems in non-LVDS applications February 2000 Beruary 2000 February 2000 Beruary 2000 Beruar		- /		
A statistical survey of common-mode noise Performance of LVDS with different cables August 2000 30 SLYT163 LVDS: The ribbon cable connection May 2000 19 SLYT172 LVDS receivers solve problems in non-LVDS applications Perbruary 2000 33 SLYT180 Skew definition and jitter analysis. February 2000 29 SLYT179 Keep an eye on the LVDS input levels November 1999 17 SLYT188 TIA/EIA-568A Category 5 cables in low-voltage differential signaling (LVDS) Amplifiers Driving solenoid coils efficiently in switchgear applications Lesigning active analog filters in minutes Lesigning active analog filters in minutes Lesigning active analog filters in signal conditioners for mixed-signal, multimodal sensor conditioning Source resistance and noise considerations in amplifiers Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lyding a fixed threshold in ultrasonic distance-ranging automotive applications Lydi				
Performance of LVDS with different cables LVDS: The ribbon cable connection May 2000. 19 SLYT163 LVDS: The ribbon cable connection May 2000. 19 SLYT1717 LVDS receivers solve problems in non-LVDS applications Rew definition and jitter analysis. Pebruary 2000. 29 SLYT179 Keep an eye on the LVDS input levels November 1999. 17 SLYT188 TLA/ELA-568A Category 5 cables in low-voltage differential signaling (LVDS) August 1999. 16 SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications Lagrage active analog filters in minutes Pesploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning Surrer analog filters in signal conditioners for mixed-signal, multimodal sensor conditioning Surrer esistance and noise considerations in amplifiers Surrer esistance and noise considerations in amplifiers Converting single-ended video to differential video in single-supply systems Quentum 19, 2012 Quentum 21 SLYT427 Using single-ended video to differential video in single-supply systems Quenting aim stability, Part 3: AC gain-error analysis Quentum amplifier gain stability, Part 3: AC gain-error analysis Quentum 3, 2010 Quentum 3, 2010 Quentum 4, 2010 Quentum 4, 2010 Quentum 4, 2010 Quentum 4, 2010 Quentum 5, 20, 2010 Quentum 6, 2010 Quentum 6, 2010 Quentum 7, 2010 Quentum 7, 2010 Quentum 8, 2010 Quentum 8, 2010 Quentum 9, 20				
LVDS: The ribbon cable connection				
LVDS receivers solve problems in non-LVDS applications February 2000. 33 SLYT180 Skew definition and jitter analysis. February 2000. 29 SLYT179 Keep an eye on the LVDS input levels November 1999 17 SLYT188 TIA/EIA-568A Category 5 cables in low-voltage differential signaling (LVDS) August 1999 16 SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications 4Q, 2013 27 SLYT544 Designing active analog filters in minutes 4Q, 2013 22 SLYT549 Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning 3Q, 2013 25 SLYT550 SLYT530 Suited threshold in ultrasonic distance-ranging automotive applications 3Q, 2012 19 SLYT481 Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT452 Using single-ended video to differential video in single-supply systems 3Q, 2010 26 SLYT394 Operational amplifier gain stability, Part 3: AC gain-error analysis 3Q, 2010 23 SLYT373 Precautional amplifier gain stability, Part 2: DC gain-error analysis 3Q, 2010 23 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs 4Q, 2010 24 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs 4Q, 2009 23 SLYT360 Using fully differential op amps as attenuators, Part 3: Signel-ended unipolar input signals 4Q, 2009 19 SLYT360 Using fully differential op amps as attenuators, Part 3: Current-sourcing DACs 4Q, 2009 19 SLYT360 Using fully differential op amps as attenuators, Part 3: Current-sourcing DACs 4Q, 2009 19 SLYT360 Using fully differential op amps as attenuators, Part 3: General system analysis 1Q, 2010 24 SLYT360 Using fully differential op amps as attenuators, Part 3: General system analysis 1Q, 2009 19 SLYT360 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 19 SLYT360 Using fully differentia				
Skew definition and jitter analysis.February 2000.29SLYT179Keep an eye on the LVDS input levelsNovember 1999.17SLYT188TIA/EIA-568A Category 5 cables in low-voltage differential signaling (LVDS)August 1999.16SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications.4Q, 2013.27SLYT544Designing active analog filters in minutes.4Q, 2013.22SLYT549Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning.3Q, 2013.25SLYT549Using a fixed threshold in ultrasonic distance-ranging automotive applications.3Q, 2012.19SLYT481Source resistance and noise considerations in amplifiers.2Q, 2012.23SLYT470Measuring op amp settling time by using sample-and-hold technique.1Q, 2012.21SLYT475Using single-ended video to differential video in single-supply systems.3Q, 2011.29SLYT427Using single-supply fully differential amplifiers with negative input voltages to drive ADCs.4Q, 2010.26SLYT394Operational amplifier gain stability, Part 3: AC gain-error analysis.3Q, 2010.23SLYT377Precautions for connecting APA outputs to other devices.2Q, 2010.24SLYT368Signal conditioning for piezoelectric sensors.1Q, 2010.32SLYT368Operational amplifier gain stability, Part 1: General system analysis.1Q, 2010.24SLYT369Operational amplifier gain stability, Part 1: General system a		-		
Keep an eye on the LVDS input levels TIA/EIA-568A Category 5 cables in low-voltage differential signaling (LVDS) August 1999 16 SLYT197 Amplifiers Driving solenoid coils efficiently in switchgear applications. 4Q, 2013 27 SLYT544 Designing active analog filters in minutes 4Q, 2013 22 SLYT549 Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning 3Q, 2013 25 SLYT530 Using a fixed threshold in ultrasonic distance-ranging automotive applications 3Q, 2012 19 SLYT481 Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT472 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT394 Operational amplifier gain stability, Part 3: AC gain-error analysis 3Q, 2010 23 SLYT383 Operational amplifier gain stability, Part 2: DC gain-error analysis 2Q, 2010 24 SLYT374 Precautions for connecting APA outputs to other devices 2Q, 2010 22 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 20 SLYT368 Signal conditioning for piezoelectric sensors 1Q, 2010 20 SLYT366 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 23 SLYT366 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 33 SLYT369 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT369 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT369				
Amplifiers Driving solenoid coils efficiently in switchgear applications. 4Q, 2013 27 SLYT544 Designing active analog filters in minutes 4Q, 2013 22 SLYT549 Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning. 3Q, 2013 25 SLYT530 Using a fixed threshold in ultrasonic distance-ranging automotive applications 3Q, 2012 19 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT427 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT334 Operational amplifier gain stability, Part 2: DC gain-error analysis 3Q, 2010 23 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 24 SLYT368 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 23 SLYT369 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 34 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 33 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 34 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT343		-		
Amplifiers Driving solenoid coils efficiently in switchgear applications				
Driving solenoid coils efficiently in switchgear applications. 4Q, 2013 27 SLYT544 Designing active analog filters in minutes	TIA/EIA-568A Category 5 cables in low-voltage differential signaling (LVDS)	August 1999	16	SLYT197
Driving solenoid coils efficiently in switchgear applications. 4Q, 2013 27 SLYT544 Designing active analog filters in minutes	Amnlifiers			
Designing active analog filters in minutes		40, 2013	27	SLYT544
Exploring anti-aliasing filters in signal conditioners for mixed-signal, multimodal sensor conditioning				
sensor conditioning				0111010
Using a fixed threshold in ultrasonic distance-ranging automotive applications 3Q, 2012 19 SLYT481 Source resistance and noise considerations in amplifiers 2Q, 2012 23 SLYT470 Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT427 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT394 Operational amplifier gain stability, Part 3: AC gain-error analysis 3Q, 2010 23 SLYT383 Operational amplifier gain stability, Part 2: DC gain-error analysis 2Q, 2010 24 SLYT374 Precautions for connecting APA outputs to other devices 2Q, 2010 22 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 32 SLYT368 Signal conditioning for piezoelectric sensors 1Q, 2010 24 SLYT369 Operational amplifier gain stability, Part 1: General system analysis 1Q, 2010 20 SLYT367 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 23 SLYT360 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 19 SLYT359 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT342		30, 2013	25	SLYT530
Source resistance and noise considerations in amplifiers				
Measuring op amp settling time by using sample-and-hold technique 1Q, 2012 21 SLYT452 Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT427 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT394 Operational amplifier gain stability, Part 3: AC gain-error analysis 3Q, 2010 23 SLYT383 Operational amplifier gain stability, Part 2: DC gain-error analysis 2Q, 2010 24 SLYT374 Precautions for connecting APA outputs to other devices 2Q, 2010 22 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 32 SLYT368 Signal conditioning for piezoelectric sensors 1Q, 2010 24 SLYT369 Operational amplifier gain stability, Part 1: General system analysis 1Q, 2010 20 SLYT367 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 23 SLYT360 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 19 SLYT359 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT342				
Converting single-ended video to differential video in single-supply systems 3Q, 2011 29 SLYT427 Using single-supply fully differential amplifiers with negative input voltages to drive ADCs 4Q, 2010 26 SLYT394 Operational amplifier gain stability, Part 3: AC gain-error analysis 3Q, 2010 23 SLYT383 Operational amplifier gain stability, Part 2: DC gain-error analysis 2Q, 2010 24 SLYT374 Precautions for connecting APA outputs to other devices 2Q, 2010 22 SLYT373 Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 32 SLYT368 Signal conditioning for piezoelectric sensors 1Q, 2010 24 SLYT369 Operational amplifier gain stability, Part 1: General system analysis 1Q, 2010 20 SLYT367 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 23 SLYT360 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 19 SLYT359 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT342				
Using single-supply fully differential amplifiers with negative input voltages to drive ADCs				
Operational amplifier gain stability, Part 3: AC gain-error analysis				
Operational amplifier gain stability, Part 2: DC gain-error analysis				
Precautions for connecting APA outputs to other devices				
Interfacing op amps to high-speed DACs, Part 3: Current-sourcing DACs simplified 1Q, 2010 32 SLYT368 Signal conditioning for piezoelectric sensors 1Q, 2010 24 SLYT369 Operational amplifier gain stability, Part 1: General system analysis 1Q, 2010 20 SLYT367 Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 4Q, 2009 23 SLYT360 Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 19 SLYT359 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT342				
Signal conditioning for piezoelectric sensors1Q, 201024SLYT369Operational amplifier gain stability, Part 1: General system analysis1Q, 201020SLYT367Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs4Q, 200923SLYT360Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals4Q, 200919SLYT359Using the infinite-gain, MFB filter topology in fully differential active filters3Q, 200933SLYT343Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs3Q, 200924SLYT342				
Operational amplifier gain stability, Part 1: General system analysis				
Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs				
Using fully differential op amps as attenuators, Part 3: Single-ended unipolar input signals 4Q, 2009 19 SLYT359 Using the infinite-gain, MFB filter topology in fully differential active filters 3Q, 2009 33 SLYT343 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 3Q, 2009 24 SLYT342				
Using the infinite-gain, MFB filter topology in fully differential active filters				
Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs				
	Using fully differential op amps as attenuators, Part 2: Single-ended bipolar input signals	.3Q, 2009	21	SLYT341

Title	Issue	Page	Lit. No.
Amplifiers: (Continued)			
Using fully differential op amps as attenuators, Part 1: Differential bipolar input signals	2Q. 2009	33	SLYT336
Output impedance matching with fully differential operational amplifiers			SLYT326
A dual-polarity, bidirectional current-shunt monitor			SLYT311
Input impedance matching with fully differential amplifiers	4Q, 2008	24	SLYT310
A new filter topology for analog high-pass filters	3Q, 2008	18	SLYT299
New zero-drift amplifier has an I_Q of 17 μA	2Q, 2007	22	SLYT272
Accurately measuring ADC driving-circuit settling time	1Q, 2007	14	SLYT262
Low-cost current-shunt monitor IC revives moving-coil meter design			SLYT242
High-speed notch filters	÷,		SLYT235
Getting the most out of your instrumentation amplifier design			SLYT226
So many amplifiers to choose from: Matching amplifiers to applications			SLYT213
Auto-zero amplifiers ease the design of high-precision circuits	2Q, 2005	19	SLYT204
Active filters using current-feedback amplifiers			SLYT081
Integrated logarithmic amplifiers for industrial applications			SLYT088
Op amp stability and input capacitance			SLYT087
Calculating noise figure in op amps			SLYT094
Expanding the usability of current-feedback amplifiers			SLYT099
Video switcher using high-speed op amps			SLYT098
Analyzing feedback loops containing secondary amplifiers			SLYT103
RF and IF amplifiers with op amps			SLYT102
Active output impedance for ADSL line drivers			SLYT108
FilterPro™ low-pass design tool			SLYT113
Using high-speed op amps for high-performance RF design, Part 2			SLYT112
Using high-speed op amps for high-performance RF design, Part 1			SLYT121
Worst-case design of op amp circuits			SLYT120
Fully differential amplifier design in high-speed data acquisition systems			SLYT119
Audio power amplifier measurements, Part 2			SLYT128
Audio power amplifier measurements			SLYT135 SLYT134
An audio circuit collection, Part 3			SLYT134 SLYT133
Frequency response errors in voltage feedback op amps			SLYT146
An audio circuit collection, Part 2			SLYT145
Pressure transducer-to-ADC application			SLYT143
Fully differential amplifiers applications: Line termination, driving high-speed ADCs,	rebruary 2001	90	DLI I 144
and differential transmission lines	February 2001	32	SLYT143
Notebook computer upgrade path for audio power amplifiers	•		SLYT149
1.6- to 3.6-volt BTL speaker driver reference design			SLYT141
Analysis of fully differential amplifiers			SLYT157
Thermistor temperature transducer-to-ADC application			SLYT156
An audio circuit collection, Part 1			SLYT155
Reducing PCB design costs: From schematic capture to PCB layout			SLYT167
The PCB is a component of op amp design			SLYT166
Fully differential amplifiers			SLYT165
Design of op amp sine wave oscillators			SLYT164
Using a decompensated op amp for improved performance	May 2000	26	SLYT174
Sensor to ADC — analog interface design	May 2000	22	SLYT173
PCB layout for the TPA005D1x and TPA032D0x Class-D APAs	February 2000	39	SLYT182
Matching operational amplifier bandwidth with applications			SLYT181
Reducing crosstalk of an op amp on a PCB			SLYT190
Single-supply op amp design			SLYT189
Power supply decoupling and audio signal filtering for the Class-D audio power amplifier			SLYT199
Reducing the output filter of a Class-D amplifier	August 1999	19	SLYT198

Title	Issue	Page	Lit. No.
Low-Power RF			
Selecting antennas for low-power wireless applications	Q, 2008	. 20	SLYT296
A power- consumption study	Q, 2008	. 17	SLYT295
General Interest			
Introduction to capacitive touch-screen controllers	Q, 2013	. 29	SLYT513
High-definition haptics: Feel the difference!	Q, 2012	. 29	SLYT483
Applying acceleration and deceleration profiles to bipolar stepper motors	Q, 2012	. 24	SLYT482
Industrial flow meters/flow transmitters	Q, 2012	. 29	SLYT471
Analog linearization of resistance temperature detectors	Q, 2011	. 21	SLYT442
Spreadsheet modeling tool helps analyze power- and ground-plane voltage drops			
to keep core voltages within tolerance	Q, 2007	. 29	SLYT273
Analog design tools	Q, 2002	. 50	SLYT122
Synthesis and characterization of nickel manganite from different carboxylate			
precursors for thermistor sensors	ebruary 2001	. 52	SLYT147

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI E2E™ Community Home Page

e2e.ti.com

Product Information Centers

Americas Phone +1(512) 434-1560

Brazil Phone 0800-891-2616

Mexico Phone 0800-670-7544

Fax +1(972) 927-6377

Internet/Email support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone

European Free Call 00800-ASK-TEXAS

(00800 275 83927)

International +49 (0) 8161 80 2121 Russian Support +7 (4) 95 98 10 701

Note: The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax +(49) (0) 8161 80 2045
Internet www.ti.com/asktexas
Direct Email asktexas@ti.com

Japan

 Phone
 Domestic
 0120-92-3326

 Fax
 International
 +81-3-3344-5317

 Domestic
 0120-81-0036

Internet/Email International support.ti.com/sc/pic/japan.htm

Domestic www.tij.co.jp/pic

Asia

Phone

International +91-80-41381665
Domestic <u>Toll-Free Number</u>

Note: Toll-free numbers do not support

mobile and IP phones.

Australia 1-800-999-084 China 800-820-8682 800-96-5941 Hong Kong India 1-800-425-7888 Indonesia 001-803-8861-1006 Korea 080-551-2804 Malaysia 1-800-80-3973 New Zealand 0800-446-934 **Philippines** 1-800-765-7404 Singapore 800-886-1028 Taiwan 0800-006800 Thailand 001-800-886-0010

Fax +8621-23073686

Email tiasia@ti.com or ti-china@ti.com Internet support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

A090712

Auto-Track, E2E, FilterPro, Impedance Track, MSP430, OMAP, and SWIFT are trademarks and DLP and WEBENCH are registered trademarks of Texas Instruments. The *Bluetooth* word mark and logos are owned by the Bluetooth SIG, Inc., and any use of such marks by Texas Instruments is under license. Celeron is a trademark and StrataFlash is a registered trademark of Intel Corporation. I²C Bus is a registered trademark of NXP B.V. Corporation. InfiniBand is a service mark of the InfiniBand Trade Association. All other trademarks are the property of their respective owners.

© 2013 Texas Instruments Incorporated SLYT550

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>