Transformer structures that achieve low EMI with low- and high-side rectifiers

By Bernard Keogh, System Engineer, High Voltage Controllers, Cork, Ireland
Max (Jun) Wang, Application Engineer, Power Delivery, Shanghai, China

Introduction
Many adapter and charger designs limit the value of the Y-capacitor in the electromagnetic-interference (EMI) filter to limit the leakage current, which in turn improves the sensitivity and performance of touchscreens. Using a smaller Y-capacitor value typically forces the use of larger and higher-loss common-mode (CM) filter chokes in the EMI filter, which adds cost, size and weight to the adapter and reduces its efficiency.

A high-frequency gallium-nitride (GaN) based active-clamp flyback adapter design using TI’s UCC28782 controller achieves low CM EMI and complies with EMI standards even when using a small-value Y-capacitor. This article reviews this design’s internal transformer structure and its contribution to CM EMI. Analysis also covers how the design should be changed for a low-side rectifier versus a high-side rectifier. Finally, EMI test results are shown for a low-side rectifier design with an appropriate transformer structure.

Sources and causes of CM EMI
CM EMI takes the form of high-frequency current flowing between the AC line (L and N) terminals and earth. A combination of the AC line feed cables and power-supply output cables transmit CM EMI signals generated by a power supply. To avoid interference with nearby radio communications, the CM noise amplitude must be attenuated to meet the required EMI standard limits.

As illustrated in Figure 1, CM currents can flow directly from the power-supply circuit to earth through the parasitic capacitance associated with each switched node. CM currents also flow from primary to secondary via parasitic capacitance between transformer windings. CM performance is very dependent on printed circuit board layout and mechanical construction, as well as the internal construction of the transformer.

Mitigating CM EMI
There are three main ways to suppress CM noise:
- Shield the CM noise generators.
- Arrange the power circuit so that it is balanced for low CM noise, particularly the transformer.
- Add enough filtering to limit the CM noise.

There are two possible arrangements of the transformer’s internal winding layers that are balanced for low CM noise. One arrangement uses a high-side synchronous rectifier (SR) and the other method uses a low-side SR.
Transformer structure and its impact on CM EMI

Figure 2 is a cross-section of a typical interleaved flyback transformer. Figure 3 shows how this transformer would be connected in-circuit to an active-clamp flyback power stage for both a low- and high-side SR. Figure 3 also shows the induced voltage at both ends of each winding layer. The only significant difference is the polarity of the voltage across the secondary winding— for the high-side SR, it’s in phase with the primary voltage, and for the low-side SR, it’s out of phase.

Designers often use SR field-effect transistors (FETs) instead of diodes to achieve better efficiency for the rectifier. Placing the SR FET on the low side offers ease of use with simplified driving and sensing, but does come with the trade-off of higher CM noise caused by the polarity inversion of the secondary winding voltage.
Figure 4 shows simplified transformer structures by replacing each winding layer with a rectangular block that has voltage equal to the average of the voltage across the layer’s width. Also shown is the parasitic capacitance between each layer and the voltages across each capacitor. In the case of the low-side SR, the secondary voltage swings in the opposite direction versus the primary layers, having a net additive effect on the CM voltage between the primary and secondary layers.

The high-side SR has an advantage because all voltages have the same polarities, which provides some degree of net cancellation by reducing the net primary-to-secondary CM voltage. The degree of natural CM cancellation with the high-side SR depends on the relative voltage on the primary and secondary layers, the number of winding layers, and the arrangement of those layers.

**Transformer CM EMI mitigation for low- versus high-side SRs**

Reducing the net CM voltage as close as possible to zero requires a slight modification of the transformer structures, as shown in Figure 5a. The secondary winding is sandwiched between two auxiliary layers for shielding and CM balance. The outer primary-referenced auxiliary bias winding (shown in red) is moved inside, in between one of the primary-to-secondary interfaces. The auxiliary bias layer has the same number of turns as the secondary layer, but is typically wound with thinner wire because its required current rating is much lower. Winding the auxiliary layer with several parallel strands of thinner wire completely fills the layer, enabling the auxiliary layer to act as a shield and preventing any CM noise from coupling from the outer primary layer to the secondary layer.

For the high-side SR, positioning an identical auxiliary layer in between the other primary-to-secondary layer interface—this is a dummy CM balance winding—is again meant to shield CM noise from the main primary winding. But since the CM balance winding has the same number of turns as the secondary layer and the auxiliary bias layers, CM balance is achieved for the secondary layer. The secondary layer is effectively shielded by two auxiliary layers, one on either side, and with exactly the same voltage induced on all three layers. Since all three layers have the same induced voltage, there is close to zero CM current flowing into the secondary layer. This structure should deliver very low CM EMI and require a smaller external CM filter size.
The simplified cross-section in Figure 5b shows the equivalent layers as capacitor plates, with the average voltage on each plate. Also shown is how CM current flowing from each auxiliary layer to the secondary layer is approximately zero, since both sides of each parasitic capacitance have the same voltage.

The low-side SR uses the same structure. In this case, however, since the auxiliary and secondary layers have opposite polarities, the net CM signal is additive. The auxiliary CM balance layer that is positioned in between the other primary-to-secondary interface is again wound with multiple parallel strands to fill the layer for shielding. But the auxiliary CM balance layer requires more turns in order to cancel the effect of CM current flow between the auxiliary bias layer and the secondary layer.

Equation 1 demonstrates how to calculate the nominal ideal number of turns in the cancellation layer. The secondary-layer polarity inversion is included in the equation, and the final result clearly shows the additive effect. In this case, with a 5T secondary layer and a 5T auxiliary bias layer, the cancellation layer requires 15T. This is considerably higher than the 5T cancellation layer required for the high-side SR case. In practice, the auxiliary cancellation layer usually requires more turns than the ideal value predicted by Equation 1, and some iteration is often required find the optimum value.

$$N_{cancel} = N_{aux \_bias} - (N_{sec}) - (N_{sec}) \quad (1)$$

Designers can adopt many other structures, beyond what is shared in Figure 5, to achieve a similar CM balance for other applications. The final structure will depend on constraints like cost (since the cancellation layers add to the transformer's manufacturing cost), leakage inductance (extra layers in between the primary-to-secondary layers increase leakage inductance), the transformer's parasitic capacitance and the repeatability of the solution in high-volume manufacturing.

**EMI test results**

Figures 6 and 7 show conducted EMI results taken on the final design for the low-side SR. Note that the result remains under European Norm (EN) 55032 Class B limits with good margin. The inherently low CM EMI from the balanced transformer structure enables the use of a small value Y-capacitor for the CM EMI filter—only 330 pF—yet still meets EN 55032 Class B EMI limits with margin. The high-side SR can achieve a similar result, again due to the CM-balanced transformer structure.
A high-line input voltage (230 V\textsubscript{AC}) is typically the EMI bottleneck, given the lack of “free” frequency dithering as a result of a reduced bulk capacitor voltage ripple and the consequent reduction in switching frequency variation over the AC half cycle. The UCC28782’s built-in frequency dithering at high line helps reduce EMI and increase the margin of passing, further supporting the flexibility to use a low-value Y-capacitor. As Figures 6 and 7 indicate, both the high and low lines achieve similar pass margins.

**Conclusion**

A flyback transformer’s structure does affect CM EMI. For the best CM EMI cancellation, the transformer’s structure must be adjusted according to the location of the rectifier. Studying how the rectifier location impacts CM EMI generation reveals how the transformer structure must change to reduce CM EMI for both cases. The fundamentally lower CM noise signal for a high-side SR enables the use of a simpler structure inside the transformer compared to a design using a low-side SR.

The inherently low CM EMI performance of this flyback transformer structure enables designers to use a small-value Y-capacitor in the EMI filter. This is a big benefit for touchscreen applications, which require low leakage current in order to improve their resolution and sensitivity.

**References**


**Related Web sites**

Product information:

- UCC28782
- UCC28782 active-clamp-flyback evaluation module
- UCC28780
- UCC28780 ZVS flyback reference design
**TI Worldwide Technical Support**

**TI Support**
Thank you for your business. Find the answer to your support need or get in touch with our support center at

- [www.ti.com/support](http://www.ti.com/support)
- Japan: [http://www.ti.co.jp/guidesupport/jp/docs/supporthome.tsp](http://www.ti.co.jp/guidesupport/jp/docs/supporthome.tsp)

**Technical support forums**
Search through millions of technical questions and answers at TI’s E2E™ Community (engineer-to-engineer) at

- [e2e.ti.com](http://e2e.ti.com)
- Japan: [http://e2e.ti.com/group/jp/](http://e2e.ti.com/group/jp/)

**TI Training**
From technology fundamentals to advanced implementation, we offer on-demand and live training to help bring your next-generation designs to life. Get started now at

- [training.ti.com](http://training.ti.com)
- Japan: [https://training.ti.com/jp](https://training.ti.com/jp)

---

**Important Notice:** The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI’s standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer’s applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated