

AN-2001 Daisy Chaining Precision DACs

ABSTRACT

It is not uncommon for the system designer to face a quagmire of reconciling the system complexity with the desire to keep the system footprint small. One specific example that often arises in the context of small system footprint is the need for single master controller to communicate with a number of slave devices. This is not much of a problem if the master controller has multiple I/O resources available, and the routing of individual busses to the slave devices can be accommodated by ample board space. Challenge arises when the master controller has only one I/O port available, and the signal routing space is scarce. In these cases, Daisy Chaining of slave devices may be the solution to consider.

Contents

1	Introduction	2
2	Revisiting Micro Power DACs' Digital Interface: 1, 2 and 4 Channel Devices	2
3	Revisiting Eight-Channel DACs' Digital Interface	3
4	Flexible DAC Channel Expansion	4
5	Conclusion	6

List of Figures

1	Typical Digital Interface Connectivity	2
	Typical Bus Cycle	
3	Typical Controller to N 8-Channel DACs Interface: Daisy Chain	3
4	8-Channel DAC Bus Cycle	4
5	Flexible DAC Channel Expansion	4
6	Flexible DAC Bus Cycle	5
7	Data Register Contents Resulting From Bus Cycle Shown in Figure 6	6

All trademarks are the property of their respective owners.

www.ti.com

1 Introduction

This application report exclusively concerns the family of precision DAC devices offered by Texas Instruments. All of the devices mentioned in this document have an unidirectional SPI interface through which they receive data and configuration commands from the master controller. However, since the protocol details of each SPI interface differ slightly, due care must be taken when architecting systems comprising multiple precision DACs.

The following sections demonstrate how to achieve an arbitrary number of analog output channels that are controlled by a single 3-wire SPI interface. These expansion schemes will exploit the Daisy Chaining capability of the 8-channel DACs (DACxx8S085), and unique properties of the SPI interface of the Micro Power family of devices (DACxx4S085, DACxx2S085 and DACxx1S101).

2 Revisiting Micro Power DACs' Digital Interface: 1, 2 and 4 Channel Devices

The series of Micro Power DACs is comprised of the following families of devices: DACxx4S085 (4 channel), DACxx2S085 (2 channel), and DACxx1S101 (single channel). A typical digital interface connectivity is shown in Figure 1. Here, a controller transfers data into a single DAC via the unidirectional SPI bus.






Figure 1. Typical Digital Interface Connectivity

A typical bus cycle is shown in Figure 2. A bus cycle is initiated with the falling edge of \overline{SS} . The DAC shifts bits presented by MOSI into its internal shift register on each falling edge of the SCLK, for 16 clock cycles. After the 16th falling edge, the DATA contained in the shift register is interpreted by the DAC's internal controller resulting in output level or mode of operation update. Also, on that 16th falling edge of the CLOCK the internal SCLK and D_{IN} busses of the DAC are gated off and, therefore, any further DATA present at D_{IN} pin, or SCLK pulse, is ignored.

The SS signal can be raised again any time after the 16th falling edge. Subsequent DATA transfers will commence with the falling edge of the SS.







www.ti.com

Obviously, the above described scheme allows the controller to interface with a single device only. In many applications this is sufficient. For solutions providing 8 DAC channels and more, see Section 3, If more channels are needed.

For more detailed information on the DACxx4S085, DACxx2S085 and DACxx1S101, see the device-specific data sheet.

3 Revisiting Eight-Channel DACs' Digital Interface

This group of DACs has just three members: DAC088S085, DAC108S085 and DAC128S085 (8-channel devices with 8, 10 and 12-bit resolutions respectively). These 8-channel devices were designed to interface to the controller individually, or in the group of N devices in the so called Daisy Chain scheme.

A typical digital interface connectivity is shown in Figure 3. Here, a controller transfers data into N DACs via the unidirectional SPI bus.

Unlike the DACs in the previous section, DACxx8S085 features D_{OUT} output, which is the output of the DAC's internal shift register. The DATA that was shifted into the D_{IN} input of the device start appearing at D_{OUT} output after 16 SCLK cycles. Therefore, it is possible to feed the D_{OUT} of the first device in the chain to the D_{IN} of the following device. Arbitrarily long chain of devices can be assembled.




Figure 3. Typical Controller to N 8-Channel DACs Interface: Daisy Chain

The arbitrary length of the chain is possible only because the individual devices do not "count" the shifted DATA bits, rather they wait for the rising edge of SS to decode the contents of the internal shift register.

A typical bus cycle for a device in this family of DACs is shown in Figure 4. Falling edge of \overline{SS} initiates the DATA transfer into the DAC's shift register. On each falling edge of SCLK a bit is acquired. After 16 CLOCK cycles the DATA starts to appear at the D_{OUT} output of the DAC. The rising edge of \overline{SS} causes the internal controller to interpret the contents of the shift register resulting in output level or mode of operation update.

CAUTION

Note that the DATA at D_{OUT} is preceded by a "1" bit. Even though this preamble bit may be shifted into the following devices in the Daisy Chain, if the DATA protocol is strictly observed, this bit will not be present in any of the shift registers when the \overline{SS} is raised (moment of shift register content decode) the DATA protocol dictates that all transfers into the DACxx8S085 consist of series of at least N*16 bits where N is the number of devices in the chain. For details, see the DACxx8S085 data sheet.

Note that Figure 4 shows a bus cycle of just one device in the chain. Also note that the number of SCLK cycles during the interval when \overline{SS} is low exceeds 16. Therefore, after delay, D_{OUT} starts presenting data that was shifted into D_{IN} input of the internal shift register. When the rising edge of \overline{SS} arrives, only 16 bits shifted in immediately before this edge are decoded by the internal controller. The data preceding the 16 decoded bits (marked as "runt" in Figure 4), is captured by the next device in the Daisy Chain, or simply discarded.




Figure 4. 8-Channel DAC Bus Cycle

Daisy Chain scheme shown in Figure 3 provides (k*8) analog channels, where k=0...N, which can be controlled by a single, unidirectional SPI bus.


Section 4 describes how to combine both the Micro Power DACs (1, 2 and 4 channel devices), and 8-channel DACs on a single SPI bus, and enable creation of arbitrary number of analog output channels.

For more detailed information on the DACxx8S085, see the device-specific data sheet.

4 Flexible DAC Channel Expansion

The previously presented DAC families, in Section 2 and Section 3, provide a wide range of choices to the system designer. But still there are some limitations: first scheme, in Section 2, allows for at most 4 channels (1, 2, or 4), the second allows for any multiple of 8-channels to be controlled by a single SPI bus (say 8, 16, 24....). But what if 10 channels are needed?

The technique presented in Figure 5 creates a DAC solution with a number of channels = $(0|1|2|4)+k^*8$, where k=0...N (e.g. 1, 2, 4, 8, 9, 10, 12, 16, 17... are some of the possible DAC channel multiples that can be created).







www.ti.com

A bus cycle of this scheme is shown in Figure 6. As in the previous sections, the DATA transfer is initiated by the falling edge of \overline{SS} . And as in the previous sections, the first 16 bits of DATA are shifted into both the device (A) and device (1) in Figure 5. But after the 16th falling edge of the SCLK, attention needs to be paid to the differences in SPI protocol between device (A) and devices (1)... (N).

Consider device (A) first. After the 16th falling edge of SCLK device (A) stops the shifting operation, the contents of its shift register will be decoded, and the state of this device will update. Internal SCLK and D_{IN} buses will be gated off, and device (A) will ignore any further DATA. It will stay in this state until next appearance of falling edge of \overline{SS} .

Now, consider devices in the Daisy Chain (1) through (N). As \overline{SS} signal stays low, and SCLK transitions continue, so does the shift operation of the chain of devices (1)... (N). If the transitions continue for at least N*16 additional SCLK cycles beyond DATA(A) interval, the initial DATA(A) will pass through the (1)...(N) chain and will never be captured (decoded) by these devices.

Therefore, to program the (1)...(N) devices, the 16 bit DATA(A) word has to be followed by N*16 data words (Nth word first) that are immediately followed by rising edge of SS.

For example, if device (A) is present and N=2, then the data transfer must consist of at least 16+2*16=48 bits: the first 16 bits are decoded by device (A), the next 16 bits will be decoded by device (2), and the last 16 bits will be decoded by device (1). If there are any extra SCLK cycles present, these will shift in the "runt" data.




Figure 6. Flexible DAC Bus Cycle

Another way of looking at this data protocol is to consider the interval when \overline{SS} is low as a "frame" of data. The data for device (A) is left-justified within the "frame": the SCLK falling edges 1 through 16 immediately following the falling edge of \overline{SS} are of interest. Whereas, the N*16 bits of data destined for devices (1)... (N) are right-justified within the "frame": if the total data transfer consists of M bits, then bits of interest are M, (M-1)... (M-N*16+1). The excess SCLK pulses between the DATA (A) and DATA(1..N) will result in "runt", or discarded, data.

CAUTION

Observe that the data destined for the Daisy Chained devices (1)... (N) appears in reverse order from the actual physical device arrangement; compare Figure 5 and Figure 6. This simply arises from the fact that the first data word has to travel the farthest down the chain. However, the bit order within each data word is not reversed: it is still MSB first.

Figure 7 shows the internal shift register contents of each device following the execution of the bus cycle, shown in Figure 6. Here, device (A) contains DATA(A), while that same DATA(A) and the "runt" data have been pushed through, and discarded by the Daisy Chain of devices (1)...(N). Devices in the Daisy Chain contain the DATA that followed DATA(A) and "runt" data.

Thus, every DAC in the diagram shown in Figure 5 has acquired unique data, which is requisite for independent control of each device by a single master.



Conclusion




Figure 7. Data Register Contents Resulting From Bus Cycle Shown in Figure 6

DACxx8S085

DACxx8S085

DACxx8S085

5 Conclusion

This application report presented a summary of interface methods available in the precision DAC products from Texas Instruments. In particular, the architecture shown in Section 4 described the methods of interfacing DACs from two distinct families of DACs: Micro Power (1, 2 and 4 channel), and 8 channel. This flexible DAC expansion technique allows the system designer ultimate freedom in mixing and matching DACs in order to achieve the desired number of analog output channels controllable by a single SPI master.

This application report applies to:

- DAC081S101, DAC101S101, DAC121S101;
- DAC082S085, DAC102S085, DAC122S085;
- DAC084S085, DAC104S085, DAC124S085; and
- DAC088S085, DAC108S085, DAC128085

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications		
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications	
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers	
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps	
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy	
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial	
Interface	interface.ti.com	Medical	www.ti.com/medical	
Logic	logic.ti.com	Security	www.ti.com/security	
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com			
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com	
Wireless Connectivity	www.ti.com/wirelessconnectivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated