ABSTRACT

AVB (Audio Video Bridging) protocols have been widely adopted to achieve time and clock synchronization over Ethernet, especially in automotive infotainment systems. CDCE6214-Q1 is a compact and ultra low-power programmable clock generator that supports output frequency tuning with less than 1-ppm step size. With the frequency marging capability, CDCE6214-Q1 is ideal for AVB media clock synchronization. This application report introduces AVB system architecture and explains media clock synchronization design with CDCE6214-Q1.

Contents

1 Introduction ................................................................................................................... 2
2 AVB Protocols and Network Structure ................................................................................. 2
3 AVB End Station Architecture .................................................................................................. 3
4 Talker, Listener, Presentation Time, and Media Clock Synchronization ................................. 4
5 Reference CDCE6214-Q1 Schematic and Programming Guide ........................................... 5
6 Summary .................................................................................................................................. 6
7 References ................................................................................................................................. 7

List of Figures

1 Ethernet Time Synchronization in Automotive Infotainment System ..................................... 2
2 Example High Level AVB Network ............................................................................................. 3
3 AVB End Station Block Diagram – Talker and Listener ............................................................... 3
4 AVB Talker Simplified Block Diagram ....................................................................................... 4
5 AVB Listener Simplified Block Diagram ..................................................................................... 5
6 AVB Clocking Schematic ............................................................................................................. 5

Trademarks

Texas Instruments, are trademarks of Texas Instruments.
AVnu Alliance, AVnu are trademarks of AVnu Alliance, Inc.
XMOS, are trademarks of Acorn Technologies, Inc.
Harman is a trademark of Harman International Industries, Inc.
All other trademarks are the property of their respective owners.
1 Introduction

Modern media systems for automotive infotainment and driver assistance are composed of multiple sensors, cameras, displays, and content players. Point-to-point interconnections with shielded twisted pair or coaxial cables may not be practical for all of the required components. Ethernet is gaining more traction in the automotive audio visual market segment due to its convenience and fast transmission speed; however, standard asynchronous Ethernet networks do not carry clock synchronization information. One of the main goals of AVB protocols is to achieve time and clock synchronization over Ethernet.

Consider the example below where the live or playback audio and video are presented on two RSE (Rear Seat Entertainment) displays and multiple speakers at the same time. Speakers and RSE displays are connected to the Head Unit through Ethernet. For excellent user experience, media content should be lip synchronized, and both audio and video should be distributed to all speakers and displays synchronously.

![Figure 1. Ethernet Time Synchronization in Automotive Infotainment System](image)

Two types of A/V synchronization are required:

1. The A/V (audio and video) content shall start and stop playing at the same time, which requires a common time reference for multiple events to trigger simultaneously.
2. The media content should be sampled and reconstructed at the same rate for high-fidelity A/V systems.

See Section 2, Section 3 and Section 4 to understand how to achieve the two types of synchronization and how the CDCE6214-Q1 device fits in media clock recovery.

2 AVB Protocols and Network Structure

AVB is a family of protocols that include:

1. IEEE 802.1AS for time synchronization. IEEE 802.1AS defines generalized Precision Time Protocol (gPTP) profile based on IEEE 1588.
2. IEEE 802.1Qav for traffic shaping.
3. IEEE 802.1Qat for stream reservation.
4. IEEE 802.1BA that specifies defaults and profiles of AVB components. IEEE 802.1BA is an umbrella standard for IEEE 802.1AS, IEEE 802.1Qav and IEEE 802.1Qat.
5. IEEE 802.1Q that specifies Virtual Bridged Local Area Networks. IEEE 802.1Qav and IEEE 802.1Qat have been incorporated to IEEE 802.1Q.

An example AVB system is shown in Figure 2:
An AVB network consists of three types of components:

1. AV Bridges. An AV Bridge is a relay device that conforms to IEEE 802.1BA. It acts as a switch that receives and forwards IEEE 802.1BA compliant data to the destination device.

2. End stations. An end station can be a Talker, Listener, or both. A Talker is an end station that is the source, transmitter or producer of a stream. A Listener is an end station that is the destination, receiver or consumer of a stream.

3. Ethernet LANs (Local Area Network). Individual LANs interconnect the Bridges, Talkers and Listeners.

To understand more about the AVB end stations see Section 3.

3 AVB End Station Architecture

A high level system block diagram of an AVB end station (Talker and Listener) with time-sensitive applications is shown below:

![AVB End Station Block Diagram – Talker and Listener](image)

An AVB end station consists of the following components:

- A gPTP (generalized Precision Time Protocol) subsystem provides a common local time reference by exchanging timestamped packets with the Grandmaster clock. A grandmaster clock is the best clock selected to provide a common time reference to all Ethernet nodes. This common time reference, as in time of day, is called Wall Clock.

- An AVTP (Audio Video Transport Protocol) Talker or Listener consists of an AVTP Network Interface and AVTP Stream Packetizer or Depacketizer. The AVTP Talker and Listener interconnect time-
sensitive applications across AVB nodes through the Ethernet MAC (Media Access Control) layer. For example, an analog signal collected by a microphone is sampled by the Audio Codec and becomes digital media samples. An AVTP Talker inserts timestamps with a common time reference to the data packets and produces outgoing IEEE 1722 data streams. Similarly, an AVTP Listener interprets an incoming 1722 stream and converts it to digital media samples. The media samples are fed into the Audio Codec to reconstruct the analog signal which is then amplified and played by the speakers.

• A media clock provides the clocking for the Audio Codecs. In other words, the media clock controls the rate at which the Audio Codec samples or restores an analog signal. The Media clock needs to be synchronized between sources and destinations of the media content. For example, if a single audio stream is broadcasted to multiple speakers in different end stations, all the speakers need to reconstruct the audio with exactly the same rate for high quality audio distribution. As another example, if a Listener subscribes to multiple Talkers, media clocks for all Talkers should be synchronized so that the Listener can receive 1722 streams from different sources without need of sample rate conversion.

Details of media clock recovery and synchronization are covered in the next section.

4 Talker, Listener, Presentation Time, and Media Clock Synchronization

In this section, the following questions are answered:
1. How to achieve the two types of synchronization.
2. How does the CDCE6214-Q1 device fit in media clock synchronization.

4.1 Talker and Presentation Time

A simplified Talker block diagram is shown below:

![AVB Talker Simplified Block Diagram](image)

This diagram explains how the media clock source is embedded into AVTP packets. The media clock's source can be a simple free-running local oscillator, because the media clock does not need to lock to any reference, as long as the frequency of all media clocks in the same domain are synchronized. The media clock goes into a local timestamp generator that generates timestamps every certain number of media clock rising edges. These timestamps are generated based off of a local time reference. The Wall Clock then translates the local time based timestamps to gPTP timestamps. The AVTP Talker adds a fixed offset (typically the maximum delay between the Talker and all Listeners) and generates presentation timestamps.

The AVTP Presentation Time represents the gPTP time at which a designated media sample or event is transferred to the time-sensitive application within each Listener. This enables multiple Listeners to present data at the same time, regardless of the location of the Listeners in the network. The AVTP Presentation Time tells a Listener when to start processing the stream's data (for example, playing media) and is also used to recover the stream's media clock. To understand how to use Presentation time to recover the stream's media clock see Section 4.2.
### 4.2 Listener and Media Clock Synchronization

A simplified Listener block diagram is shown below:

![AVB Listener Simplified Block Diagram](image)

This diagram explains how a Listener extracts presentation timestamps and recovers the source media clock from incoming 1722 streams generated by a Talker. The period of the source media clock in the gPTP time base can be estimated by the time difference between two presentation timestamps divided by the number of samples in between. Continually performing this calculation and applying appropriate filtering techniques yields an accurate measurement of the source’s media clock period.

Similarly, the local media clock generator (CDCE6214-Q1) output can be timestamped with local time base which is then translated to gPTP time base, and its period can also be accurately measured. After comparing the two clock periods, the Media Clock Recovery module continually generates I2C/GPIO commands to increment or decrement output frequency of the CDCE6214-Q1 device so that the local media clock is synchronized to the source media clock.

### 5 Reference CDCE6214-Q1 Schematic and Programming Guide

A simplified CDCE6214-Q1 schematic is shown below:

![AVB Clocking Schematic](image)
CDCE6214-Q1 has integrated crystal driver circuit, so only a simple crystal resonator is needed at the input. The XTAL (crystal) selection and programming guide can be found at CDCE6214-Q1 Crystal-Based Oscillator Design. The media clock can be generated out of OUT1_P. OUT0 bypasses PLL and produces buffered output from the crystal input. This 25-MHz output can be used to clock Ethernet. The frequency increment and decrement commands coming from media clock recovery module is fed back to the CDCE6214-Q1 device through the I2C (it can also be fed through the GPIO pin control).

The frequency increment and decrement step size can be set by register R43[15:0] FREQ_INC_DEC_DELTA. The VCO (Voltage Controlled Oscillator) frequency step size is PFD_FREQ / PLL_DEN × FREQ_INC_DEC_DELTA, where PFD_FREQ is phase frequency detector frequency and PLL_DEN is the denominator of PLL fractional divider. The output frequency step size of VCO frequency step size divided by output divider. An example calculation can be found in Table 1. Alternatively, the calculation can be done in TicsPro.

Table 1. Computing Divider Settings in DCO Mode

<table>
<thead>
<tr>
<th>PARAMETERS</th>
<th>VALUE (EXAMPLE)</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input PFD Frequency (F_PFD)</td>
<td>25 MHz</td>
<td>Set according to F_PFD.</td>
</tr>
<tr>
<td>Expected VCO Frequency (F_VCO)</td>
<td>2457.6 MHz</td>
<td>F_VCO is set within the operating VCO range of 2335 MHz - 2625 MHz. F_VCO is selected such that PSA/PSB/Output Divider is Integer.</td>
</tr>
<tr>
<td>Expected Output Frequency (F_OUT)</td>
<td>24.576 MHz</td>
<td>PSA = 4, IOD = 25. F_VCO = PSA × IOD × F_OUT.</td>
</tr>
<tr>
<td>Expected step size (in ppm) (F_step)</td>
<td>0.1</td>
<td>Every rising edge of FREQ_INC/FREQ_DEC would change the output by this step size.</td>
</tr>
<tr>
<td>N-divider Value (N)</td>
<td>98</td>
<td>INT(F_VCO/F_PFD)</td>
</tr>
<tr>
<td>Minimum Numerator value to meet 0ppb accuracy (Num)</td>
<td>76</td>
<td>These values are computed to meet accuracy requirement at output. Should be less than 2^24.</td>
</tr>
<tr>
<td>Minimum Denominator to meet 0ppb accuracy (Den)</td>
<td>250</td>
<td>1/(F_step × 1e6) / (F_VCO/F_PFD)</td>
</tr>
<tr>
<td>Minimum Denominator value to meet ppm step size (F_DEN,init)</td>
<td>101725.26</td>
<td>F_DEN,init should be greater than F_DEN,init and less than 2^24. F_DEN,init and F_NUM,final should be integer multiple of Den and Num respectively. F_DEN,final/Den = F_NUM,final/Num</td>
</tr>
<tr>
<td>Final Denominator value (F_DEN,final)</td>
<td>500000</td>
<td>F_DEN,final should be closest integer multiple of F_DEN,init.</td>
</tr>
<tr>
<td>Final Numerator value (F_NUM,final)</td>
<td>152000</td>
<td></td>
</tr>
<tr>
<td>Increment/Decrement step size</td>
<td>5</td>
<td>This value should be less than 2^16.</td>
</tr>
</tbody>
</table>

Once the step size is set, DCO mode is enabled (R3[3] FREQ_INC_DEC_EN = 1) and DCO register control is enabled (R3[4] FREQ_INC_DEC_REG_MODE = 1), the frequency can be incremented or decremented by toggling R3[5] FREQ_INC_REG and R3[6] FREQ_DEC_REG.

6 Summary

This application note answers the two frequently asked questions on AVB synchronization:

1. Multiple speakers attached to different Listeners can start and stop playing at precisely the same time by having the presentation timestamps added to the 1722 data packets. All samples are specified to release to AVTP stream depacketizer buffers at the scheduled presentation time.

2. Multiple Talkers and Listeners can achieve sampling rate synchronization by comparing the local and source media clock period and fine tuning the local media clock frequency.

As described in Section 5, CDCE6214-Q1 is a simple but efficient frequency adjustable PLL that can be used for media clock generation and synchronization. Besides, CDCE6214-Q1 has less than 2.1 ps integrated fractional jitter. It also provides features such as output slew rate control that can slow down the output edge rate and meet EMI requirements for the automotive industry.
7 References


10. Texas Instruments, CDCE6214-Q1 Crystal-Based Oscillator Design Application Report.

11. XMOS,™ XMOS AVB Documentation.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated