DP83822 Low Power Modes

Ross Pimentel

ABSTRACT
This application note will discuss how the DP83822 low power modes work and how to implement each mode. For information regarding expected power consumption, please see the DP83822 Datasheet.

Contents
1 Introduction ....................................................................................................................... 2
2 Low Power Sleep Modes ................................................................................................ 2
3 IEEE Power Down ........................................................................................................ 3
4 Deep Power Down ........................................................................................................ 3
5 Conclusion ..................................................................................................................... 3
1 Introduction

The DP83822 10/100 Mbps Industrial Ethernet PHY offers a wide range of power saving modes that can be applied individually or in combination with each other depending on the desired operation.

Supported low power modes include:

- Energy Efficient Ethernet – IEEE802.3az
- Wake-on-LAN
  - Magic Packet Detection
  - Magic Packet Detection with Secure-ON
  - Custom Packet Detection
- Low Power Sleep Modes
  - Passive Sleep
  - Active Sleep
- IEEE Power Down
- Deep Power Down

For this application note Passive Sleep, Active Sleep, IEEE Power Down and Deep Power Down will be discussed.

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DUT</td>
<td>Device Under Test</td>
</tr>
<tr>
<td>EEE</td>
<td>Energy Efficient Ethernet</td>
</tr>
<tr>
<td>WoL</td>
<td>Wake-on-LAN</td>
</tr>
<tr>
<td>PHY</td>
<td>Physical Layer Transceiver</td>
</tr>
<tr>
<td>SMI</td>
<td>Serial Management Interface</td>
</tr>
<tr>
<td>NLP</td>
<td>Normal Link Pulse</td>
</tr>
<tr>
<td>TX</td>
<td>Transmit – Digital Pins</td>
</tr>
<tr>
<td>RX</td>
<td>Receive – Digital Pins</td>
</tr>
<tr>
<td>TD</td>
<td>Transmit – Analog Pins</td>
</tr>
<tr>
<td>RD</td>
<td>Receive – Analog Pins</td>
</tr>
</tbody>
</table>

2 Low Power Sleep Modes

There are two low power sleep modes supported by the DP83822: Active Sleep and Passive Sleep.

This section discusses the principles behind Active/Passive Sleep and implementation of Active/Passive Sleep.

2.1 Active Sleep – Principles of Operation

When the DP83822 enters into Active Sleep mode, all internal circuity is shut-down in the PHY except for the SMI and energy detection circuity on the TD± and RD± pins. In this mode, the DP83822 sends out NLPs every 1.4 seconds to wake up the link partner. Automatic power-up occurs when a link partner is detected.

2.2 Active Sleep – Implementation

Active Sleep is enabled by setting bits[14:12] = 0b110 in the PHY Specific Control Register (PHYSCR, address 0x0011).
2.3 Passive Sleep – Principles of Operation
When the DP83822 enters into Passive Sleep mode, all internal circuity is shut-down in the PHY except for the SMI and energy detection circuity on the TD± and RD± pins. In this mode, the DP83822 will automatically power-up when a link partner is detected. No transmission of NLPs occurs in this mode of operation.

2.4 Passive Sleep – Implementation
Passive Sleep is enabled by setting bits[14:12] = 0b111 in the PHY Specific Control Register (PHYSCR, address 0x0011).

3 IEEE Power Down
This section discusses the principles behind IEEE Power Down and implementation of IEEE Power Down.

3.1 IEEE Power Down – Principles of Operation
IEEE Power Down shuts down all PHY circuity except the SMI and internal clock circuity.

3.2 IEEE Power Down – Implementation
IEEE Power Down can be activated by either register access or through the INT/PWDN_N pin when the pin is configured for power-down function.
To enable IEEE Power Down via INT/PWDN_N pin, the pin will need to be driven LOW to ground.
To enable IEEE Power Down via the SMI, set bit[11] = 1 in the Basic Mode Control Register (BMCR, address 0x0000).

4 Deep Power Down
This section discusses the principles behind Deep Power Down and implementation of Deep Power Down.

4.1 Deep Power Down – Principles of Operation
Deep Power Down shuts down all PHY circuity except the SMI. In this mode, the PHY PLL is shut-down to further reduce power consumption.

4.2 Deep Power Down – Implementation
Deep Power Down is activated by first enabling IEEE Power Down (from either the SMI or INT/PWDN_N pin) and then setting bit[2] = 1 in the Deep Power Down Control Register (DPDWN, address 0x0428).

5 Conclusion
This application note provided details on the principles behind each low power mode and the mechanisms to enable each low power mode in the DP83822.
## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td><a href="http://www.amplifier.ti.com">www.amplifier.ti.com</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td><a href="http://www.dataconverter.ti.com">www.dataconverter.ti.com</a></td>
</tr>
<tr>
<td>DLP® Products</td>
<td><a href="http://www.dlp.com">www.dlp.com</a></td>
</tr>
<tr>
<td>DSP</td>
<td><a href="http://www.dsp.ti.com">www.dsp.ti.com</a></td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
</tr>
<tr>
<td>Interface</td>
<td><a href="http://www.interface.ti.com">www.interface.ti.com</a></td>
</tr>
<tr>
<td>Logic</td>
<td><a href="http://www.logic.ti.com">www.logic.ti.com</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td><a href="http://www.power.ti.com">www.power.ti.com</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td><a href="http://www.microcontroller.ti.com">www.microcontroller.ti.com</a></td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated