

***AN-989 Single Event Upset and Latchup Considerations for CMOS Devices
Operated at 3.3 V***



Literature Number: SNOA332A

Single Event Upset and Latchup Considerations for CMOS Devices Operated at 3.3V

National Semiconductor
 Application Note 989
 M. Maher
 R. Koga *et al.*
 The Aerospace Corp.
 April 1995



Single Event Upset and Latchup Considerations for CMOS Devices Operated at 3.3V AN-989

ABSTRACT

A comparison of single event upset and latchup test results for devices operated at several bias levels, from 2.5V to 6V, is reported. Vulnerability to SEU increased with decreasing bias, whereas the opposite pattern was observed for SEL. The relationship between threshold SEU vulnerability and bias is not regular, which precludes the use of simple prediction schemes for obtaining the expected vulnerability at 3.3V from existing 5V data.

INTRODUCTION

In the past, the bias voltage (V_{DD}) applied to CMOS logic devices in satellite payloads has typically been held at about 5V. As a result, the majority of single event upset (SEU) and latchup (SEL) test data has been obtained at this voltage.¹ However, there has been a recent trend in consumer electronics toward reducing the bias voltage to 3.3V. Operation at 3.3V rather than 5V offers a number of advantages, the most obvious being reduced power consumption and heat generation. If other circuit characteristics (such as the signal to noise ratio and speed) are acceptable at reduced bias levels, then system operation at 3.3V provides a cost-effective alternative to 5V operation. The growing trend towards systems biased at 3.3V has also begun to influence space electronics systems, where power consumption is a vital concern. It is therefore important to assess the SEU and SEL vulnerability of CMOS devices at reduced bias voltage levels.

Previous studies have found that the SEU vulnerability of microcircuits increases with reduced bias voltage.^{2, 3} However, SEU data for bias levels near 3V are very scarce. In 1981, Kolasinski *et al.*, tested two CMOS RAM device types at 3.5V and 4V (the devices were also tested at several increased bias levels, up to 9V). More recently, Roth *et al.*, examined the SEU vulnerability of a single SRAM device type operated at between 2.5V and 6V, and concluded that the critical charge for upset varies linearly with the bias voltage. In contrast to the SEU vulnerability, the total dose performance is reportedly enhanced at reduced bias.⁴

The present study examines the SEU and SEL susceptibility of microcircuits operated at reduced bias levels ranging from 2.5V to 6V, and considers the particular implications of these results to 3.3V operation. Of primary interest is the question of whether or not test data obtained at higher bias levels can be extrapolated to lower levels such as 3.3V.

SEU CONSIDERATIONS

The tested device types are listed in Table I. The test samples were fabricated by National Semiconductor in Fairchild's FACT™ technology; the feature size for these devices is 2 μ m. Although the lot date codes indicate that the

samples were manufactured in 1989, these devices are essentially the same as the functionally equivalent device types in National's more recent Low Voltage Logic (LVQ) Family, which have a recommended operating bias of 3.3V. The principal advantage of the FACT devices for SEU testing is the wide range of bias potentials, nominally 2.5V to 6V, at which they can be operated.

The devices listed in Table I were previously tested for SEU vulnerability at 5V.⁵ The present study extends this work by characterizing, when possible, the SEU vulnerability at several bias voltages: 2.5V, 3.3V, 4V, 5V, and 6V. (Some device types did not operate either below about 2.5V or above about 6V.) Testing was performed at the Lawrence Berkeley Laboratory 88-inch cyclotron facility using Ar (180 MeV), Cu (290 MeV), Kr (380 MeV), and Xe (540 MeV) ions. The test methodology is described elsewhere.⁶ SEU cross-section curves for several bias levels are presented in Figures 1 through 4, respectively, for the four test device types listed in Table I.

TABLE I. SEU Test Samples

Device Type	Function	Date Code
54AC163	4-Bit Binary Counter	8909
54ACT174	Hex D Flip-Flop	8920
54AC299	Octal Shift/Storage Register	8922
54ACT373	Octal Transparent Latch	8948




FIGURE 1. SEU Test Results for 54AC163 at Several Bias Levels

FACT™ is a trademark of National Semiconductor Corporation.




FIGURE 2. SEU Test Results for 54ACT174 at Several Bias Levels




FIGURE 3. SEU Test Results for 54AC299 at Several Bias Levels




FIGURE 4. SEU Test Results for 54ACT373 at Several Bias Levels

The threshold LET (linear energy transfer) of most devices decreased gradually as the bias voltage was reduced, as shown in Figure 5. (The threshold LET was defined as the LET value at the point where the cross-section was about 5% of its saturation value.) However, the rate of decrease varied significantly from device type to device type. For example, 54AC163 displayed very little threshold dependence, whereas for 54ACT373 the threshold LET at 6V was nearly double the value at 2.5V. Furthermore, the relationship between the bias and the threshold LET does not appear linear, nor, for that matter, particularly regular. Notice, however, that the spread of threshold LET values is significantly smaller at reduced bias voltage than at higher levels. Thus, the variability in SEU susceptibility between device types belonging to the FACT family is less at reduced bias voltage levels.

SEL CONSIDERATIONS

The test device types listed in Table I were all immune to latchup, hence no SEL test data was obtained for these devices. The SEL study was instead carried out with a different device type, AT22V10B (an ATMEL PAL). Latchup susceptibility curves were obtained for this device at both 3V and 5V, as shown in Figure 6. As can be seen, the latchup cross-section was substantially less in the reduced bias condition, especially at higher LETs. A similar test utilizing more bias levels (2V to 7V) was performed with TC5546 (Toshiba 8K x 8 SRAM). The test results, shown in Figure 7, are consistent with the AT22V10B data.

Latchup is triggered by the formation of parasitic bipolar transistors in a CMOS circuit. The onset of latchup for AT22V10B is illustrated in Figure 6. When the device underwent latchup (due to the passage of a single ion), the bias current increased to about 1,000 mA (see point D in Figure 6). The irradiation was then halted, and the device current was gradually decreased, tracing the curve from D to C. The device remained in the latchup condition until point C (the holding point) was reached. The current was then decreased slightly, past the holding current, eliminating the latchup condition.

At lower bias voltages, the gain of the parasitic transistors and the amount of charge collected from an impinging ion both decrease. These factors contribute to the observed decrease in latchup susceptibility at reduced bias levels.




FIGURE 5. SEU Threshold LET as a Function of Bias Voltage




FIGURE 6. Latchup Test Results for AT22V10B at Two Bias Levels




FIGURE 7. Latchup Test Results for TC5546 at Several Bias Levels




FIGURE 8. Latchup Condition for AT22V10B

OTHER SINGLE EVENT AND TOTAL USE EFFECTS

CMOS (and possibly NMOS circuits) are also susceptible to single event snapback (SES).⁷ SES is caused by the activation of a parasitic n-p-n transistor in the n-channel. Since a

reduction in the bias voltage decreases the necessary gain for the transistor, the likelihood of snapback formation is lessened at reduced bias levels. Problems due to breakdown of parasitic bipolar transistors will also be lessened at reduced bias voltage.

The total ionizing dose limit of microcircuits has been shown to increase at reduced bias levels.⁴ This is due to the reduced electrical field strength in the sensitive region, which increases the likelihood of electron-hole pair recombination. For some devices, this total dose advantage is substantial.⁴

SEU PHENOMENOLOGY

Charge collection is governed by the rate at which electrons and holes recombine after they are generated in (or near) the depletion region. Because the speed of charge carriers is essentially proportional to the electric field strength, a reduction in the field induces a proportional increase in the rate of charge recombination, hence reduced residual charge.

The thickness of the depletion region is approximately proportional to the square root of the applied field strength. Therefore, the volume in which the charge collection is effectively carried out is reduced by the square root of any reduction in the field strength.

To cause upset, the collected charge must overcome the charge stored at the sensitive node. Because the stored charge is proportional to the bias voltage, reducing the bias causes a proportional decrease in the critical charge.

Analytically then, one would expect the effect of reducing the bias voltage on the sensitive volume size to be small compared to the effect on the electron-hole recombination rate. In opposition to these effects is the decrease in stored charge at the sensitive node. The SEU test results reported above seem to indicate that the decreased critical charge predominates, hence the increased SEU susceptibility observed in the tests.

DISCUSSION

Present data indicate that CMOS devices operating at 3.3V will be more susceptible to SEU, but less vulnerable to latchup than those operating at 5V. Other high current anomalies, including snapback and possible breakdown, should also be reduced at lower bias levels.

The range of threshold LET values for devices in the FACT technology family was markedly compressed at 3.3V in comparison to 5V. This suggests that it may be possible to characterize the SEU vulnerability of an entire family of device types at 3.3V by testing only a few sample types.

However, the relationship observed between threshold LET and bias voltage was irregular, and varied from one device type to the next. For some device types the threshold increased relatively smoothly as the bias was increased, whereas others exhibited abrupt increases. Because of these irregularities, SEU results obtained at 5V cannot easily be extrapolated to 3.3V.

ACKNOWLEDGMENTS

We would like to express our gratitude to the technical staff at the Aerospace Corporation for their assistance in test preparation and testing. We also would like to thank the LBL 88-inch cyclotron staff for beam delivery.

1. Nichols, D.K., Smith, L.S., Schwartz, H.R., Soli, G.A., Watson, K., Koga, R., Crain, W.R., Crawford, K.B., Hansel, S.J., and Lau, D.D. Update on parts SEE susceptibility from heavy ions. *IEEE Transactions on Nuclear Science*, 38, 1529-1539, 1991.
2. Roth, D.R., McNulty, P.J., Abdel-Kader, W.G., Strauss, L, and E.G. Stassinopoulos. Monitoring SEU Parameters at Reduced Bias. *IEEE Transactions on Nuclear Science*, 40, 1721-1724, 1993.
3. Kolasinski, W.A., Koga, R., Blake, J.B., and Diehl, S.E. Soft error susceptibility of CMOS RAMs: Dependence upon power supply voltage. *IEEE Transactions on Nuclear Science*, NS-28, 4013-4016, 1981.
4. Maher, M., Total dose testing of advanced CMOS logic at low voltage. *GOMAC Digest*, 457-460, 1992.
5. Koga, R., Crawford, K.B., Hansel, S.J., Johnson, B.M., Lau, D.D., Penzin, S.H., Pinkerton, S.D., and Maher, M.C. SEU and latchup tolerant advanced.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 <p>National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240</p>	<p>National Semiconductor GmbH Livny-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527849 Fax: (81-41) 35-1</p>	<p>National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Chiba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500</p>	<p>National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960</p>	<p>National Semicondutores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181</p>	<p>National Semiconductor (Australia) Pty. Ltd. Building 16 Business Park Drive Monash Business Park Nottingham, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998</p>
--	---	---	---	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated