AN-1484 Designing A SEPIC Converter

Dongbing Zhang

ABSTRACT

In a single ended primary inductance converter (SEPIC) design, the output voltage can be higher or lower than the input voltage. The SEPIC converter shown in Figure 1 uses two inductors: L1 and L2. The two inductors can be wound on the same core since the same voltages are applied to them throughout the switching cycle.

Contents

1 Introduction .......................................................................................................................... 2
2 Duty Cycle Consideration ................................................................................................. 3
3 Inductor Selection ............................................................................................................... 3
4 Power MOSFET Selection ................................................................................................. 4
5 Output Diode Selection ..................................................................................................... 4
6 SEPIC Coupling Capacitor Selection ............................................................................... 5
7 Output Capacitor Selection ............................................................................................... 5
8 Input Capacitor Selection ................................................................................................. 6
9 SEPIC Converter Design Example .................................................................................. 6
10 References ....................................................................................................................... 10

List of Figures

1 SEPIC Topology .................................................................................................................. 2
2 SEPIC Converter Current Flow Top: During Q1 On-Time, Bottom: During Q1 Off-Time .... 2
3 SEPIC Converter Switching Waveforms (VQ1: Q1 Drain to Source Voltage) ..................... 3
4 Output Ripple Voltage ....................................................................................................... 5
5 Schematic .......................................................................................................................... 6
1 Introduction

Using a coupled inductor takes up less space on the PCB and tends to be lower cost than two separate inductors. The capacitor $C_s$ isolates the input from the output and provides protection against a shorted load. Figure 2 and Figure 3 show the SEPIC converter current flow and switching waveforms.

Figure 1. SEPIC Topology

Figure 2. SEPIC Converter Current Flow
Top: During Q1 On-Time,
Bottom: During Q1 Off-Time
2  Duty Cycle Consideration

For a SEPIC converter operating in a continuous conduction mode (CCM), the duty cycle is given by:

\[
D = \frac{V_{OUT} + V_D}{V_{IN} + V_{OUT} + V_D}
\]  

(1)

\(V_D\) is the forward voltage drop of the diode D1. The maximum duty cycle is:

\[
D_{max} = \frac{V_{OUT} + V_D}{V_{IN(min)} + V_{OUT} + V_D}
\]  

(2)

3  Inductor Selection

A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 40% of the maximum input current at the minimum input voltage. The ripple current flowing in equal value inductors \(L_1\) and \(L_2\) is given by:

\[
\Delta I_L = I_{IN} \times 40\% = I_{OUT} \times \frac{V_{OUT}}{V_{IN(min)}} \times 40\%
\]  

(3)

The inductor value is calculated by:

\[
L_1 = L_2 = L = \frac{V_{IN(min)}}{\Delta I_L \times f_{sw}} \times D_{max}
\]  

(4)
4 Power MOSFET Selection

The parameters governing the selection of the MOSFET are the minimum threshold voltage $V_{th(min)}$, the on-resistance $R_{DS(ON)}$, gate-drain charge $Q_{GD}$, and the maximum drain to source voltage, $V_{DS(max)}$. Logic level or sublogic-level threshold MOSFETs should be used based on the gate drive voltage. The peak switch voltage is equal to $V_{in} + V_{out}$. The peak switch current is given by:

$$I_{Q1(peak)} = I_{L1(peak)} + I_{L2(peak)}$$

The RMS current through the switch is given by:

$$I_{Q1(rms)} = I_{OUT} \sqrt{\frac{(V_{OUT} + V_{IN}(min) + V_{D}) \times (V_{OUT} + V_{D})}{V_{IN}(min)}}$$

The MOSFET power dissipation $PQ1$ is approximately:

$$P_{Q1} = I_{Q1(rms)}^2 \times R_{DS(ON)} \times D_{max} + \frac{V_{IN(min)}}{V_{OUT}} \times I_{Q1(peak)}^2 \times \frac{Q_{GD} \times f_{sw}}{I_{G}}$$

$P_{Q1}$, the total power dissipation for MOSFETs includes conduction loss (as shown in the first term of the above equation) and switching loss as shown in the second term. $I_{Q1}$ is the gate drive current. The $R_{DS(ON)}$ value should be selected at maximum operating junction temperature and is typically given in the MOSFET data sheet. Ensure that the conduction losses plus the switching losses do not exceed the package ratings or exceed the overall thermal budget.

5 Output Diode Selection

The output diode must be selected to handle the peak current and the reverse voltage. In a SEPIC, the diode peak current is the same as the switch peak current $I_{Q1(peak)}$. The minimum peak reverse voltage the diode must withstand is:

$$V_{RD1} = V_{IN(peak)} + V_{OUT(peak)}$$

Similar to the boost converter, the average diode current is equal to the output current. The power dissipation of the diode is equal to the output current multiplied by the forward voltage drop of the diode. Schottky diodes are recommended in order to minimize the efficiency loss.
### 6 SEPIC Coupling Capacitor Selection

The selection of SEPIC capacitor, $C_s$, depends on the RMS current, which is given by:

$$I_{C_S \text{ (rms)}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}} + V_D}{V_{\text{IN \ (min)}}}}$$

(12)

The SEPIC capacitor must be rated for a large RMS current relative to the output power. This property makes the SEPIC much better suited to lower power applications where the RMS current through the capacitor is relatively small (relative to capacitor technology). The voltage rating of the SEPIC capacitor must be greater than the maximum input voltage. Tantalum and ceramic capacitors are the best choice for SMT, having high RMS current ratings relative to size. Electrolytic capacitors work well for through-hole applications where the size is not limited and they can accommodate the required RMS current rating.

The peak-to-peak ripple voltage on $C_s$ (assuming no ESR):

$$\Delta V_{C_S} = \frac{I_{\text{OUT}} \times D_{\text{max}}}{C_s \times f_{\text{sw}}}$$

(13)

A capacitor that meets the RMS current requirement would mostly produce small ripple voltage on $C_s$. Hence, the peak voltage is typically close to the input voltage.

### 7 Output Capacitor Selection

In a SEPIC converter, when the power switch Q1 is turned on, the inductor is charging and the output current is supplied by the output capacitor. As a result, the output capacitor sees large ripple currents. Thus the selected output capacitor must be capable of handling the maximum RMS current. The RMS current in the output capacitor is:

$$I_{\text{Cout \ (rms)}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}} + V_D}{V_{\text{IN \ (min)}}}}$$

(14)

![Figure 4. Output Ripple Voltage](image)

The ESR, ESL, and the bulk capacitance of the output capacitor directly control the output ripple. As shown in Figure 4, assume half of the ripple is caused by the ESR and the other half is caused by the amount of capacitance. Hence,

$$\text{ESR} \leq \frac{V_{\text{ripple}} \times 0.5}{I_{L_1 \ (peak)} + I_{L_2 \ (peak)}}$$

(15)

$$C_{\text{out}} \geq \frac{I_{\text{OUT}} \times D}{V_{\text{ripple}} \times 0.5 \times f_{\text{sw}}}$$

(16)

The output cap must meet the RMS current, ESR and capacitance requirements. In surface mount applications, tantalum, polymer electrolytic, and polymer tantalum, or multi-layer ceramic capacitors are recommended at the output.
8 Input Capacitor Selection

Similar to a boost converter, the SEPIC has an inductor at the input. Hence, the input current waveform is continuous and triangular. The inductor ensures that the input capacitor sees fairly low ripple currents. The RMS current in the input capacitor is given by:

\[ I_{\text{Cin (rms)}} = \frac{\Delta I_L}{\sqrt{2}} \]  

(17)

The input capacitor should be capable of handling the RMS current. Although the input capacitor is not so critical in a SEPIC application, a 10 µF or higher value, good quality capacitor would prevent impedance interactions with the input supply.

9 SEPIC Converter Design Example

Input voltage \( (V_{\text{IN}}) \): 3.0 V-5.7 V LM3478 controller is used in this example. The schematic is shown in Figure 5.

Output voltage \( (V_{\text{OUT}}) \): 3.3 V 

Output current \( (I_{\text{OUT}}) \): 2.5A 

Switching frequency \( f_{\text{sw}} \): 330 kHz 

LM3478 controller is used in this example. The schematic is shown in Figure 5.

![Figure 5. Schematic](image-url)

Step 1: Duty cycle calculation
Assume that the \( V_D \) is 0.5 V,

\[ D_{\text{max}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{IN (min)}} + V_{\text{OUT}} + V_D} \]

\[ = \frac{3.3 + 0.5}{3.0 + 3.3 + 0.5} = 0.56 \]  

(18)
\[ D_{\text{min}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{IN (max)}} + V_{\text{OUT}} + V_D} \]
\[ = \frac{3.3 + 0.5}{5.7 + 3.3 + 0.5} = 0.40 \]  
(19)

**Step 2: Inductor selection**

The input inductor L1 ripple current is:
\[ \Delta I_L = I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN (min)}}} \times 40\% \]
\[ = 2.5 \times \frac{3.3}{3.0} \times 0.4 = 1.1\, \text{A} \]  
(20)

and the inductance for L1 and L2 is:
\[ L_1 = L_2 = L = \frac{V_{\text{IN (min)}}}{\Delta I_L \times f_{\text{sw}}} \times D_{\text{max}} \]
\[ = \frac{3.0}{1.1 \times 330\, \mu\text{H}} \times 0.56 = 4.6\, \mu\text{H} \]  
(21)

The closest standard value of an off-the-shelf inductor is 4.7 \( \mu \text{H} \). The peak input inductor current is:
\[ I_{L1 \text{ (peak)}} = I_{\text{OUT}} \times \frac{V_{\text{OUT}} + V_D}{V_{\text{IN (min)}}} \times \left(1 + \frac{40\%}{2}\right) \]
\[ = 2.5 \times \frac{3.3 + 0.5}{3.0} \times 1.2 = 3.8\, \text{A} \]  
(22)

The peak current for L2 is:
\[ I_{L2 \text{ (peak)}} = I_{\text{OUT}} \times \left(1 + \frac{40\%}{2}\right) = 2.5 \times 1.2 = 3\, \text{A} \]  
(23)

**Step 3: Power MOSFET selection**

The MOSFET peak current is:
\[ I_{\text{D1 \text{ (peak)}}} = I_{L1 \text{ (peak)}} + I_{L2 \text{ (peak)}} \]
\[ = 3.8 + 3 = 6.8\, \text{A} \]  
(24)

and the RMS current is:
\[ I_{\text{Q1 (rms)}} = I_{\text{OUT}} \sqrt{\frac{(V_{\text{OUT}} + V_{\text{IN (min)}} + V_D) \times (V_{\text{OUT}} + V_D)}{V_{\text{IN (min)}}}} \]
\[ = 2.5 \times \sqrt{(3.3 + 3.0 + 0.5) \times (3.3 + 0.5)} \times 3.0^2 = 4.2\, \text{A} \]  
(25)

The rated drain voltage for the MOSFET must be higher than \( V_{\text{IN}} + V_{\text{OUT}} \). Si4442DY \((R_{\text{DS(ON)}} = 8\, \text{m} \Omega\) and \(Q_{\text{GD}} = 10\, \text{nC}\)) is selected in this design. The gate drive current \( I_{\text{G}} \) of the LM3478 is 0.3A. The estimated power loss is:
\[ P_{\text{Q1}} = I_{\text{Q1 (rms)}}^2 \times R_{\text{DS(ON)}} \times D_{\text{max}} + (V_{\text{IN (min)}}) \]
\[ + V_{\text{OUT}}) \times I_{\text{Q1 (peak)}} \times \frac{Q_{\text{GD}} \times f_{\text{sw}}}{I_{\text{G}}} \]
\[ = 4.2^2 \times 8\, \text{m} \times 0.56 + (3 + 3.3) \times 6.8 \]
\[ \times \frac{100 \times 330\, \text{k}}{0.3} = 0.55\, \text{W} \]  
(26)

**Step 4: Output diode selection**

The rated reverse voltage of the diode must be higher than \( V_{\text{IN}} + V_{\text{OUT}} \) and the average diode current is equal to the output current at full load.
Step 5: SEPIC coupling capacitor selection

The RMS current of the Cs is:

\[ I_{cs\,(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT} + V_D}{V_{IN\,(min)}}} \]

\[ = 2.5 \times \sqrt{\frac{3.3 + 0.5}{3.0}} = 2.8A \]  

(27)

and the ripple voltage is

\[ \Delta V_{cs} = \frac{I_{OUT} \times D_{max}}{C_s \times f_{sw}} = \frac{2.5 \times 0.56}{10\mu \times 330k} = 0.42V \]

(28)

A 10 µF ceramic cap is selected.

Step 6: Output capacitor selection

The RMS current of the output capacitor is:

\[ I_{c_{out\,(rms)}} = I_{cs\,(rms)} = 2.8A \]

(29)

Assuming the peak-to-peak ripple is 2% of the 3.3V output voltage, the ESR of the output capacitor is:

\[ ESR \leq \frac{V_{ripple} \times 0.5}{I_{L1(peak)} + I_{L2(peak)}} = \frac{0.02 \times 3.3 \times 0.5}{3.8 + 3} = 4.8 \, m\Omega \]

(30)

and the capacitance is:

\[ C_{out} \geq \frac{I_{OUT} \times D_{max}}{V_{ripple} \times 0.5 \times f_{sw}} = \frac{2.5 \times 0.56}{0.02 \times 3.3 \times 0.5 \times 300k} = 141 \, \mu F \]

(31)

Two pieces of 100 µF (6mΩ ESR) ceramic caps are used. For cost-sensitive applications, an electrolytic capacitor and a ceramic capacitor can be used together. Noise sensitive applications can include a second stage filter.

Step 7: Input capacitor selection

The RMS current of the input capacitor is:

\[ I_{c_{in\,(rms)}} = \frac{\Delta I_L}{12} = \frac{1.1}{12} = 0.32A \]

(32)

Step 8: Feedback resistors, current sensing resistor calculation and frequency set resistor

R1 is the top resistor and R2 is the bottom resistor of the voltage divider. The feedback reference voltage is 1.26V.

If R1 = 20 kΩ, then:

\[ R2 = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R1 = \frac{1.26}{3.3 - 1.26} \times 20k \]

\[ = 12.4 \, k\Omega \]

(33)

For the LM3478, the threshold voltage to trigger the current protection varies with duty cycle. The threshold is a ramp which is defined by Vsense at 0% duty cycle and Vsense – Vsl at 100% duty cycle. The values for Vsense and Vsl can be taken from the Electrical Characteristics section of the LM3478, LM3478-Q1High- Efficiency Low-Side N-Channel Controller for Switching Regulator Data Sheet (SNVS085). There is also a plot in the data sheet showing the typical current sense voltage vs duty cycle. In our example the duty cycle was calculated to be about 50% and so we use the current limit threshold of 130mV for the following calculation to keep things simple. Thus the sensing resistor value is:

\[ R_{sn} = \frac{130 \, mV}{I_{Q1(peak)}} = \frac{130m}{6.8} = 19 \, m\Omega \]

(34)
Rf is approximately 50 kΩ for 330 kHz operation.

**Step 9: Compensation Design**

In the control to output transfer function of a peak current mode controlled SEPIC converter, the load pole can be estimated as $1/(2\pi RL*Cout)$; The ESR zero of the output capacitor is $1/(2\pi ESR*Cout)$, where RL is the load resistant, Cout is the output capacitor and ESR is the Equivalent Series Resistance of the output capacitor. There is also a right-half-plane zero ($f_{RHPZ}$), given by:

$$f_{RHPZ} = \frac{(1 - D_{max})^2 \times V_{OUT}}{2\pi \times D_{max} \times L2 \times 0.5 \times I_{OUT}}$$

$$= \frac{(1 - 0.56)^2 \times 3.3}{2\pi \times 0.56 \times 4.7 \mu F \times 0.5 \times 2.5} = 31 \text{ kHz}$$

We can also see a “glitch” in the magnitude plot at the resonant frequency of the network formed by the SEPIC capacitor Cs and the inductor L2:

$$f_R = \frac{1}{2\pi \sqrt{L2 \times Cs}} = \frac{1}{2\pi \sqrt{4.7 \mu H \times 10\mu F}}$$

$$= 23 \text{ kHz}$$

The crossover frequency is set at one sixth of the $f_{RHPZ}$ or $f_{R}$, whichever is lower:

$$f_c = \frac{f_{R}}{6} = \frac{23k}{6} = 3.8 \text{ kHz}$$

Parts Cc1, Cc2 and Rc form a compensation network, which has one zero at $1/(2\pi Rc*Cc1)$, one pole at the origin, and another pole at $1/(2\pi Rc*Cc2)$.

Where, $V_{REF}$ is the reference voltage of 1.26 V, $V_{OUT}$ is the output voltage, $G_{cs}$ is the current sense gain (roughly $1/R_{sn}$) 100A/V, and $G_{ma}$ is the error amplifier transconductance (800 µmho).

Rc is chosen to set the desired crossover frequency.

$$Rc = \frac{2\pi \times f_c \times Cout \times V_{OUT}^2 \times (1 + D_{max})}{G_{cs} \times G_{ma} \times V_{REF} \times V_{IN(\text{min})} \times D_{max}}$$

$$= \frac{2\pi \times 3.8k \times 200\mu F \times 3.3^2 \times (1 + 0.56)}{91 \times 800\mu F \times 1.26 \times 3.0 \times 0.56}$$

$$= 523 \Omega$$
Cc1 is chosen to set the compensator zero to 1/4 of the crossover frequency:

\[
Cc1 = \frac{4}{2\pi \times f_c \times Rc} = \frac{4}{2\pi \times 3.8k \times 523} = 330 \text{ nF}
\]  

(39)

The pole at \(1/(2\pi Rc \times Cc2)\) is to cancel the ESR zero \(1/(2\pi \text{ESR} \times \text{Cout})\),

\[
Cc2 = \frac{C_{\text{OUT}} \times \text{ESR}}{Rc} = \frac{200 \mu \times 3\text{m}}{523} = 1.2 \text{ nF}
\]  

(40)

10 References

LM3478, LM3478-Q1High-Efficiency Low-Side N-Channel Controller for Switching Regulator Data Sheet (SNVS085)
**IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products
- Audio: www.ti.com/audio
- Amplifiers:放大器.ti.com
- Data Converters: dataconverter.ti.com
- DLP® Products: www.dlp.com
- DSP: dsp.ti.com
- Clocks and Timers: www.ti.com/clocks
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com
- RFID: www.ti-rfid.com
- OMAP Applications Processors: www.ti.com/omap
- Wireless Connectivity: www.ti.com/wirelessconnectivity

### Applications
- Automotive and Transportation: www.ti.com/automotive
- Communications and Telecom: www.ti.com/communications
- Computers and Peripherals: www.ti.com/computers
- Consumer Electronics: www.ti.com/consumer-apps
- Energy and Lighting: www.ti.com/energy
- Industrial: www.ti.com/industrial
- Medical: www.ti.com/medical
- Security: www.ti.com/security
- Space, Avionics and Defense: www.ti.com/space-avionics-defense
- Video and Imaging: www.ti.com/video

**OMAP Applications Processors**
- TI E2E Community: e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated