Implementation of FIR/IIR Filters with the TMS32010/TMS32020

APPLICATION REPORT: SPRA003A

Authors: Al Lovrich and Ray Simar, Jr.

Digital Signal Processing – Semiconductor Group

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Implementation of FIR/IIR Filters with the TMS32010/TMS32020

Abstract

This report discusses the implementation of Finite Impulse Response (FIR)/Infinite Impulse Response (IIR) filters using the TMS32010 and TMS32020. Filters designed with designed processors, such as the TMS320, are superior over their aanalog counterparts for better specifications, stability, performance, and reproducability. This report describes a variety of methods for implementing FIR/IIR filters using the TMS320. The TMS320 algorithm execution time and data memory requirements are considered. Tradeoffs between several different filter structures are also discussed. This application report compliments the Digital Filter Design Package (DFDP) discussed in Section 2.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

In many signal processing applications, it is advantageous to use digital filters in place of analog filters. Digital filters can meet tight specifications on magnitude and phase characteristics and eliminate voltage drift, temperature drift, and noise problems associated with analog filter components.

This application report describes a variety of methods for implementing Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) digital filters with the TMS320 family of digital signal processors. Emphasis is on minimizing both the execution time and the number of data memory locations required. Tradeoffs between several different structures of the two classes of digital filters are also discussed.

In this report, TMS320 source code examples are included for the implementation of two FIR filters and three IIR filters based on the techniques presented. Plots of magnitude response, log-magnitude response, unit-sample response, and other pertinent data accompany each of the filter implementations. Important performance considerations in digital filter design are also included. The methods presented for implementing the different types of filters can be readily extended to any desired order of filters.

Readers are assumed to have some familiarity with the basic concepts of digital signal processing theory. The notation used in this report is consistent with that used in reference [1].

FILTERING WITH THE TMS320 FAMILY

Almost every field of science and engineering, such as acoustics, physics, telecommunications, data communications, control systems, and radar, deal with signals. In many applications, it is desirable that the frequency spectrum of a signal be modified, reshaped, or manipulated according to a desired specification. The process may include attenuating a range of frequency components and rejecting or isolating one specific frequency component.

Any system or network that exhibits such frequency-selective characteristics is called a filter. Several types of filters can be identified: lowpass filter (LPF) that passes only "low" frequencies, highpass filter (HPF) that passes "high" frequencies, bandpass filter (BPF) that passes a "band" of frequencies, and band-reject filter that rejects certain frequencies. Filters are used in a variety of applications, such as removing noise from a signal, removing signal distortion due to the transmission channel, separating two or more distinct signals that were mixed in order to maximize communication channel utilization, demodulating signals, and converting discrete-time signals into continuous-time signals.

Advantages of Digital Filtering

The term "digital filter" refers to the computational process or algorithm by which a digital signal or sequence of numbers (acting as input) is transformed into a second sequence of numbers termed the output digital signal. Digital filters involve signals in the digital domain (discrete-time signals), whereas analog filters relate signals in the analog domain (continuous-time signals). Digital filters are used extensively in applications, such as digital image processing, pattern recognition, and spectrum analysis. A band-limited continuous-time signal can be converted to a discrete-time signal by means of sampling. After processing, the discrete-time signal can be converted back to a continuous-time signal. Some of the advantages of using digital filters over their analog counterparts are:

- 1. High reliability
- 2. High accuracy
- 3. No effect of component drift on system performance
- 4. Component tolerances not critical.

Another important advantage of digital filters when implemented with a programmable processor such as the TMS320 is the ease of changing filter parameters to modify the filter characteristics. This feature allows the design engineer to effectively and easily upgrade or update the characteristics of the designed filter due to changes in the application environment.

Design of Digital Filters

The design of digital filters involves execution of the following steps:

- 1. Approximation
- 2. Realization
- 3. Study of arithmetic errors
- 4. Implementation.

Approximation is the process of generating a transfer function that satisfies a set of desired specifications, which may involve the time-domain response, frequency-domain response, or some combination of both responses of the filter.

Realization consists of the conversion of the desired transfer function into filter networks. Realization can be accomplished by using several network structures, 2,3 as listed below. Some of these structures are covered in detail in this report.

- 1. Direct
- 2. Direct canonic (direct-form II)
- 3. Cascade
- 4. Parallel
- 5. Wave⁴

Ladder.
 Approximation and realization assume an infinite-precision device for implementation. However,

implementation is concerned with the actual hardware circuit or software coding of the filter using a programmable processor. Since practical devices are of finite precision, it is necessary to study the effects of arithmetic errors on the filter response.

TMS320 Digital Signal Processors

Digital Signal Processing (DSP) is concerned with the representation of signals (and the information they contain) by sequences of numbers and with the transformation or processing of such signal representations by numeric-computational procedures. In the past, digital filters were implemented in software using mini- or main-frame computers for non-realtime operation or on specialized dedicated digital hardware for realtime processing of signals.

The recent advances in VLSI technology have resulted in the integration of these digital signal processing systems into small integrated circuits (ICs), such as the TMS320 family of digital signal processors from Texas Instruments. The TMS320 implementation of digital filters allows the filter to operate on realtime signals. This method combines the ease and flexibility of the software implemention of filters with reliable digital hardware. To further ease the design task, it is now possible for engineers to design and test filters using any one of the commercially available filter design packages, some of which create TMS320 code and decrease the design time.

The Texas Instruments TMS320 digital signal processing family contains two generations of digital signal processors. The TMS32010, the first-generation digital signal processor, 5 implements in hardware many functions that other processors typically perform in software. Some of the key features of the TMS32010 are:

- 200-ns instruction cycle
- 1.5K words (3K bytes) program ROM
- 144 words (288 bytes) data RAM
- External memory expansion to 4K words (8K bytes) at full speed
- 16 x 16-bit parallel multiplier
- Interrupt with context save
- Two parallel shifters
- · On-chip clock
- Single 5-volt supply, NMOS technology, 40-pin DIP.

The TMS32020 is the second-generation processor⁶ in the TMS320 DSP family. To maintain device compatibility, the TMS32020 architecture is based upon that of the TMS32010, the first member of the family, with emphasis on overall speed, communication, and flexibility in processor configuration. Some of the key features of the TMS32020 are:

- 544 words of on-chip data RAM, 256 words of which may be programmed as either data or program memory
- 128K words of data/program space
- Single-cycle multiply/accumulate instructions

- TMS32010 software upward compatibility
- 200-ns instruction cycle
- Sixteen input and sixteen output channels
- 16-bit parallel interface
- Directly accessible external data memory space
- Global data memory interface for multiprocessing
- Instruction set support for floating-point operations
- Block moves for data/program memory
- Serial port for multiprocessing or codec interface
- · On-chip clock
- Single 5-volt supply, NMOS technology, 68-pin grid array package.

Because of their computational power, high I/O throughput, and realtime programming, the TMS320 processors have been widely adapted in telecommunication, data communication, and computer applications. In addition to the above features, the TMS320 has efficient DSP-oriented instructions and complete hardware/software development tools, thus making the TMS320 highly suitable for DSP applications.

DIGITAL FILTER IMPLEMENTATION ON THE TMS320

For a large variety of applications, digital filters are usually based on the following relationship between the filter input sequence x(n) and the filter output sequence y(n):

$$y(n) = \sum_{k=0}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (1)

Equation (1) is referred to as a linear constantcoefficient difference equation. Two classes of filters can be represented by linear constant-coefficient difference equations:

- 1. Finite Impulse Response (FIR) filters, and
- 2. Infinite Impulse Response (IIR) filters.

The following sections describe the implementation of these classes of filters on the TMS32010 and TMS32020.

FIR Filters

For FIR filters, all of the a_k in (1) are zero. Therefore, (1) reduces to

$$y(n) = \sum_{k=0}^{M} b_k x(n-k)$$
 (2)

where (M + 1) is the length of the filter.

As a result, the output of the FIR filter is simply a finitelength weighted sum of the present and previous inputs to the filter. If the unit-sample response of the filter is denoted as h(n), then from (2), it is seen that h(n) = b(n). Therefore, (2) is sometimes written as

$$y(n) = \sum_{k=0}^{M} h(k)x(n-k)$$
(3)

From (3), it can be seen that an FIR filter has, as the name implies, a finite-length response to a unit sample. Denoting the z transforms of x(n), y(n), and h(n) as X(z), Y(z), and H(z), respectively, then

$$H(z) = \frac{Y(z)}{X(z)} = \sum_{k=0}^{M} b_k z^{-1} = \sum_{k=0}^{M} h(k) z^{-k}$$
 (4)

Equations (3) and (4) may also be represented by the network structure shown in Figure 1. This structure is referred to as a direct-form realization of an FIR filter, because the filter coefficients can be identified directly from the difference equation (3). The branches labeled with z^{-1} in Figure 1 correspond to the delays in (3) and the multiplications by z^{-1} in (4). Equation (3) may be implemented in a straightforward and efficient manner on a TMS320 processor.

TMS32010 Implementation of FIR Filters

Figure 2 gives an example of a length-5 direct-form FIR filter, and Figure 3 shows a portion of the TMS32010 code for implementing this filter.

The notation developed in this section will be used throughout this application report. XN corresponds to x(n), XNM1 corresponds to x(n-1), etc.

In the above implementation, the following three basic and important concepts for the implementation of FIR filters on the TMS320 should be understood:

- The relationship between the unit-sample response of an FIR filter and the filter structure.
- 2. The power of the LTD and MPY instruction pair for this implementation, and
- The ordering of the input samples in the data memory of the TMS320, which is critical for realtime signal processing.

The input sequence x(n) is stored as shown in Figure 4. In general, each of the multiplies and shifts of x(n) in (3) is implemented with an instruction pair of the form

The instruction LTD XNM1 loads the T register with the contents of address XNM1, adds the result of the previous multiply to the accumulator, and shifts the data at address XNM1 to the next higher address in data memory. Using the storage scheme in Figure 4, this corresponds to shifting the data at address XNM1 to address XNM2. The instruction MPY H1 multiplies the contents of the T register with the contents of address H1. The shifting is the reason for the storage scheme used in Figure 4. This scheme, critical for realtime digital signal processing, makes certain that the input sequence x(n) is in the correct location for the next pass through the filter.

By comparing (3) with the code in Figure 3, the reason for the ordering of the data and the importance of the shift implemented by the LTD instruction can be seen. To better




Figure 1. Direct-Form FIR Filter




Figure 2. Length-5 Direct-Form FIR Filter

```
* THIS SECTION OF CODE IMPLEMENTS THE FOLLOWING EQUATION:
 x(n-4)h(4) + x(n-3)h(3) + x(n-2)h(2) + x(n-1)h(1) + x(n)h(0) = y(n)
                         * GET THE NEW INPUT VALUE XN FROM PORT PAO *
NXTPT
        IN XN, PA2
                          ZERO THE ACCUMULATOR *
        ZAC
        LT XNM4
                         * x(n-4)h(4) *
        MPY H4
                         * x(n-4)h(4) + x(n-3)h(3) *
        LTD XNM3
        MPY H3
                         * SIMILAR TO THE PREVIOUS STEPS *
        LTD XNM2
        MPY H2
        LTD XNMl
        MPY H1
        LTD XN
        MPY HO
                         * ADD THE RESULT OF THE LAST MULTIPLY TO *
        APAC
                         * THE ACCUMULATOR
                         * STORE THE RESULT IN YN *
        SACH YN,1
                         * OUTPUT THE RESPONSE TO PORT PA1 *
        OUT YN, PA2
                         * GO GET THE NEXT POINT *
        B NXTPT
```

Figure 3. TMS32010 Code for Implementing a Length-5 FIR Filter




Figure 4. TMS32010 Input Sample Storage for a Length-N FIR Filter

understand the algorithm, the relationship between the input and output of the filter must be considered. Evaluating (3) for a particular value of n, for example, n_0 , yields

$$y(n_0) = \sum_{k=0}^{N-1} h(k) x(n_0 - k)$$
 (5)

If the next sample of the filter response $y(n_0 + 1)$ is needed, it is seen from (3) that

$$y(n_0 + 1) = \sum_{k=0}^{N-1} h(k) x(n_0 + 1 - k)$$
 (6)

Equations (5) and (6) show that the samples of x(n) associated with particular values of h(k) in (5) have been shifted to the left (i.e., to a higher data address) by one in (6). This shifting of the input data, illustrated in Figure 5, corresponds to the shifting of the flipped input sequence in relation to the unit-sample response.

Depending on the system constraints, the designer may choose to reduce program memory size by taking advantage of indirect addressing capability provided by the TMS32010. Using either of the cuxiliary registers along with the autoincrement or autodecrement feature, the FIR filter program can be rewritten in looped form as shown in Figure 6.

The input sequence x(n) is stored as shown in Figure 4, and the impulse response h(n) is stored as shown in Figure 7. In the looped version, the indirect addressing mode is used with the autodecrement feature and BANZ instruction to control the looping and address generation for data access. While the looped code requires less program memory than the straightline version, the straightline version runs more quickly than the looped code because of the overhead associated with loop control. This design tradeoff should be carefully considered by the design engineer.

It is also possible to use the LTD/MPYK instruction pair to implement each filter tap in straightline code. The MPYK instruction is used to multiply the contents of the T register by a signed 13-bit constant stored in the MPYK instruction word. For many applications, a 13-bit coefficient can adequately implement the filter without significant changes to the filter response. An advantage of using this approach is that the coefficients are stored in program memory and there is no need to transfer them to data memory. This reduces the amount of data memory locations required per filter tap from two to one.

The length-80 FIR filter program in Appendix A implements a linear-phase FIR filter in straightline code. The unit-sample response of the filter is symmetric in order to achieve linear phase. Because of the symmetry, it is necessary to store only 40 (rather than 80) of the samples of the impulse response. This symmetry can often be used to a designer's advantage since it significantly reduces the amount of storage space required to implement the filter.

In summary, by taking advantage of the TMS32010 features, a designer can implement a direct-form FIR filter, optimized for execution time, data memory, or program memory.




Figure 5. Relationship Between the Contents of Data Registers

```
THIS SECTION OF CODE IMPLEMENTS THE EQUTION:
  x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n) *
                         * AUXILIARY REGISTER POINTER SET TO ARO *
        LARP ARO
NXTPT
                           PULL IN NEW INPUT FROM PORT PAO *
        IN XN, PA2
        LARK ARO, XNMNM1 * ARO POINTS TO X(n-(N-1)) *
        LARK AR1, HNM1
                           AR1 POINTS TO H(N-1) *
        ZAC
                           ZERO THE ACCUMULATOR *
        LT *-,AR1
                           x(n-(N-1))h(N-1) *
        MPY *-, ARO
LOOP
        LTD *, AR1
                           x(n-(N-1))h(N-1)+x(n-(N-2))h(N-2)+...+x(n)h(0)=y(n)*
        MPY *-,ARO
        BANZ LOOP
                           IF ARO DOES NOT EQUAL ZERO,
                           THEN DECREMENT ARO AND BRANCH TO LOOP *
        APAC
                           ADD THE P REGISTER TO THE ACCUMULATOR *
        SACH YN.1
                           STORE THE RESULT IN YN *
        OUT YN, PA2
                           OUTPUT THE RESPONSE TO PORT PAL *
        B NXTPT
                         * GO GET THE NEXT INPUT POINT *
```

Figure 6. TMS32010 Code for Implementing a Looped FIR Filter





Figure 7. TMS32010 Unit-Sample Response Storage for a Looped FIR Filter

TMS32020 Implementation of FIR Filters


In many DSP applications, realtime processing of signals is very critical. Important choices must be made in selecting a DSP device capable of realtime filtering, For example, in a speech application, a sampling rate of 8 kHz is common, which corresponds to an interval of 125 μ s between consecutive samples. This interval is the maximum

allowable time for realtime operation, corresponding to 625 cycles on the TMS32010. In order to perform the required signal processing tasks in that interval, it is essential to reduce filter execution time. This can be accomplished by a single-cycle multiply/accumulate instruction. The TMS32020, the second-generation DSP device, is a processor with such a capability. A single-cycle multiply/accumulate with data-move instruction and larger on-chip RAM make it possible to implement each filter tap in approximately 200 ns.

The TMS32020 provides a total of 544 16-bit words of on-chip RAM, divided into three separate blocks of B0, B1, and B2. Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software, as illustrated in Figure 8. After execution of the CNFP instruction, block B0 is mapped into program memory, beginning with address 65280. To take advantage of the MACD (multiply and accumulate with data move) instruction, block B0 must be configured as program memory using the CNFP instruction. MACD only works with on-chip RAM. The use of the MACD instruction helps to speed



(a) ADDRESS MAPS AFTER A CNFD INSTRUCTION



(b) ADDRESS MAPS AFTER A CNFP INSTRUCTION

Figure 8. TMS32020 Memory Maps

the filter execution and allows the size of the FIR filter to expand to 256 taps.6

The TMS32020 implementation of (3) is made even more efficient with a repeat instruction, RPTK. It forms a useful instruction pair with MACD, such as

MACD

action pair with MACD, such as

(PMA),(DMA)

The RPTK NM1 instruction loads an immediate 8-bit value N-1 into the repeat counter. This causes the next instruction to be executed N times (N = the length of the filter). The instruction MACD (PMA),(DMA) performs the following functions:

- 1. Loads the program counter with PMA,
- 2. Multiplies the value in data memory location DMA (on-chip, block B1) by the

- value in program memory location PMA (on-chip, block B0),
- Adds the previous product to the accumulator.
- Copies the data memory value (block B0)
 to the next higher on-chip RAM location.
 The data move is the mechanism by which
 the z-1 delay can be implemented, and
- Increments the program counter with each multiply/accumulate to point to the next sample of the unit-sample response.

In other words, the MACD instruction combines the LTD/MPY instruction pair into one. With the proper storage of the input samples and the filter unit-sample response, one can take advantage of the power of the MACD instruction. Figure 9 is a data storage scheme that provides the correct sequence of inputs for the next pass through the filter.

In the TMS32020 code example of Figure 10, data memory values are accessed indirectly through auxiliary register 1 (AR1) when the MACD instruction is implemented. For low-order filters (second-order), using the MACD instruction in conjunction with the RPTK instruction is less effective due to the overhead associated with the MACD instruction in setting up the repeat construct. To take advantage of the MACD instruction, the filter order must be greater than three. For lower-order filters, it is recommended to use the LTD/MPY instruction pair in place of RPT/MACD.

Writing looped code for the TMS32020 implementation of an FIR filter gives no further advantage. Since the MACD instruction already uses less program memory, looped code in this case does not reduce program memory size. Implementing FIR filters of length-3 or higher requires the same amount of program memory (excluding coefficient

storage). For example, an FIR filter of length-256 takes the same amount of program memory space as a FIR filter of length-4.

Since the TMS32020 instruction set is upward-compatible with the TMS32010 instruction set, it is possible to use the LTD/MPYK instruction pair to implement the filter. With the TMS32020, the designer can use either RPTK/MACD or LTD/MPY(K) where appropriate. Depending on the application and the data memory constraints, the use of the LTD/MPYK instruction pair results in less data memory usage at the cost of increasing the program memory storage.

The FIR filter program of Appendix A is an implementation of the same length-80 FIR filter used in the TMS32010 example. In this implementation, it can be seen that the TMS32020 uses less program memory than the TMS32010 with the tradeoff of using more data memory words. The increase in data memory size is indirectly related to the MACD instruction; i.e., in order to take full advantage of the instruction, it is necessary to keep the multiplier pipeline as busy as possible. Therefore, the filter will execute faster when all 80 coefficients are provided in block B0.

The TMS32020 provides a solution for the faster execution of FIR filters. The combination of the RPTK/MACD instructions provides for a minimum program memory and high-speed execution of an FIR filter. If data memory is a concern, the designer can use the LTD/MPYK instruction pair at the cost of increasing program memory and using 13-bit filter coefficients.

IIR Filters

The concepts introduced for the implementation of FIR filters can be extended to the implementation of IIR filters. However, for an IIR filter, at least one of the a_k in (1) is




Figure 9. TMS32020 Memory Storage Scheme

				NTS THE EQUATION: $h(N-2) + \dots + x(n)h(0) = y(n)$
*	CNFP		*	USE BLOCK BO AS PROGRAM AREA
NXTPT	IN	XN,PAO	*	BRING IN THE NEW SAMPLE XN
	LRLK LARP	AR1,>3FF AR1	*	POINT TO THE BOTTOM OF BLOCK B1
*				000 0 000 000 000 000 000 000 000 000
	MPYK ZAC	0		SET P REGISTER TO ZERO CLEAR THE ACCUMULATOR
*	20			
	RPTK			REPEAT N-1 TIMES
_	MACD	>FF00,*-	*	MULTIPLY/ACCUMULATE
*	ADAG			
	APAC SACH	YN,1		
*	DACII	114 / 1		
	OUT	YN,PAl	*	OUTPUT THE FILTER RESPONSE y(n)
* '		•		
	В	NXTPNT	*	GET THE NEXT POINT

Figure 10. TMS32020 Code for Implementing a Length-5 FIR Filter

nonzero. It has been shown that the z transform of the unitsample response of an IIR filter corresponding to (1) is

$$H(z) = \frac{Y(z)}{X(z)} = \frac{\sum_{k=0}^{M} b_k z^{-k}}{\sum_{k=0}^{N} a_k z^{-k}}$$

$$1 - \sum_{k=1}^{N} a_k z^{-k}$$
(7)

where H(z), Y(z), and X(z) are the z transforms of h(n), y(n), and x(n), respectively. Three different network structures often used to implement (7) are the direct form, the cascade form, and the parallel form. Implementation of these structures is discussed in the following sections.

Direct-Form IIR Filter

Equations (1) and (7) may also be represented by the network structure shown in Figure 11. For convenience, it is assumed that M=N. This network structure is referred to as the direct-form I realization of an Nth-order difference equation. As was the case for the direct-form FIR filter, the structure in Figure 11 is called direct-form since the coefficients of the network can be obtained directly from the difference equation describing the network. Again, the branches associated with the z^{-1} correspond to the delays in (1) and the multiplications in (7).

The following difference equation:

$$y(n) = \sum_{k=1}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (8)

shows that the output of the filter is a weighted sum of past values of the input to the filter and of the output of the filter. Using techniques similar to those for an FIR filter, this realization can be implemented in a straightforward and efficient way on the TMS32010 and TMS32020.

A network flowgraph equivalent to that in Figure 11 is shown in Figure 12. This system is referred to as the direct-form II structure. Since the direct-form II has the minimum number of delays (branches labeled z^{-1}), it requires the minimum number of storage registers for computation. This structure is advantageous for minimizing the amount of data memory used in the implementation of IIR filters.

In Figures 13 through 17, a second-order direct-form II IIR filter is used as an example for the TMS320 implementation of the IIR filter. The network structure is shown in Figure 13.

The difference equation for this network is

$$d(n) = x(n) + a_1 d(n-1) + a_2 d(n-2)$$

$$y(n) = b_0 d(n) + b_1 d(n-1) + b_2 d(n-2)$$
(9)

In this case, d(n), shown in (9) and Figure 13, corresponds to the network value at the different delay nodes. The zero-delay register corresponds to d(n); d(n-1) is the register for the delay of one; and d(n-2) is the register for the delay of two. A portion of the TMS32010 code necessary to implement (9) is shown in Figure 14. Initially all d(n-i) for i=0,1,2 are set to zero.

The delay-node values of the filter are stored in data memory as shown in Figure 15. At each major step of the algorithm, a multiply is done, and the result from the previous multiply is added to the accumulator. Also, the past delay-node values are shifted to the next higher location in




Figure 11. Direct-Form I IIR Filter




Figure 12. Direct-Form II IIR Filter




Figure 13. Second-Order Direct-Form II IIR Filter

data memory, thus placing them in the correct position for the next pass through the filter. All of these operations are carried out with instruction pairs, such as

> LTD DNM1 MPY B1

where DNM1 corresponds to d(n-1) and B1 corresponds to b_1 as in (9).

When the last multiplication is performed and the result is added to the accumulator, the accumulator contains the result of (9), which is y(n). From (9) and Figure 13, it is evident that the delay-node value d(n) depends on several of the previous delay-node values. This feedback is illustrated by the instruction

SACH DN,1

and the use of the statements

LTD DNM1

LTD DN

The ordering of the delay-node values, shown in Figure 15, allows for a simple program structure with minimal computations and minimal data locations. It also accommodates the shifting of the delay-node values in a straightforward way. The feedback of DN makes apparent the underlying structure of the direct-form II filter and (10). This form of the algorithm is flexible and can be extended to higher-order direct-form filters in a straightforward way.

```
THIS SECTION OF CODE IMPLEMENTS THE EQUATIONS:
d(n) = x(n) + d(n-1)a + d(n-2)a
              + d(n-1)b + d(n-2)b
y(n) = d(n)b
                      * NEW INPUT VALUE XN *
      IN XN, PAO
                      * LOAD ACCUMULATOR WITH XN *
      LAC XN,15
      LT DNM1
      MPY Al
      LTA DNM2
      MPY A2
      APAC
                       * d(n) = x(n) + d(n-1)a + d(n-2)a
      SACH DN,1
      ZAC
      MPY B2
      LTD DNMl
      MPY B1
      LTD DN
      MPY BO
      APAC
                                      + d(n-1)b + d(n-2)b
      SACH YN,1
                       * YN IS THE OUTPUT OF THE FILTER *
      OUT YN, PAl
```

Figure 14. TMS32010 Code for Implementing a Second-Order Direct-Form II IIR Filter




Figure 15. Delay-Node Value Storage for a Second-Order Direct-Form IIR Filter

Figure 16 shows the necessary ordering of the delay-node values for a general direct-form II structure for the case $M \ge N$. Filter order is determined by M or N, whichever is greater.




Figure 16. Delay-Node Value Storage for a Direct-Form II IIR Filter

Figure 17 shows a portion of the TMS32020 code for implementing the same second-order direct-form II IIR filter using the MACD instruction. As discussed in the section on FIR filters, using the RPTK/MACD instruction pair is most effective when the filter order is three or higher. The use of the MACD instruction allows the designer to save one word of program memory over the LTD/MPY implementation. The TMS32020 code in Figure 17 is provided only as an example. For a biquad implementation (second-order direct-form II IIR filter), the TMS32010 code

An example of a TMS32010/TMS32020 program implementing a fourth-order direct-form II structure can be found in Appendix C.

and TMS32020 code for the filter implementation are identical. Note that due to larger on-chip RAM of the

TMS32020, higher-order IIR filters or sections of IIR filters can be implemented. For the rest of the IIR filter structures, the same discussion applies to both processors.

Cascade-Form IIR Filter

In this section, the realization and implementation of cascade-form IIR filters are discussed. The implementation of a cascade-form IIR filter is an extension of the results of the implementation of the direct-form IIR filter.

The z transform of the unit-sample response of an IIR filter

$$H(z) = \frac{\sum_{k=0}^{M} b_k z^{-k}}{1 - \sum_{k=0}^{N} a_k z^{-k}}$$
(10)

```
THIS SECTION OF CODE IMPLEMENTS A SECOND-ORDER DIRECT-FORM II IIR FILTER
  d(n) = x(n) + d(n-1)a
                           + d(n-2)a
  y(n) = d(n)b + d(n-1)b + d(n-2)b
                              * NEW INPUT VALUE XN
NEXT
        ΙN
              XN,PA2
        LAC
              XN
                              * CLEAR P REGISTER
        MPYK
              0
        LARP
              AR1
              AR1,>03FF
        LRLK
                              * USE BLOCK BO AS PROGRAM AREA
        CNFP
   d(n) = x(n) + d(n-1)a + d(n-2)a
        RPTK
                              * REPEAT 2 TIMES
              >FF00,*+
        MACD
        APAC
        SACH
              DN,1
   y(n) = d(n)b + d(n-1)b + d(n-10)b
        ZAC
        MPYK
                               * CLEAR P REGISTER
              >FF02
        MPY
        RPTK
              >FF03.*-
        MACD
        APAC
        SACH
               YN,1
                               * SAVE FILTERED OUTPUT
        OUT
               YN, PA2
                               * YN IS THE OUTPUT OF THE FILTER
        В
               NEXT
```

Figure 17. TMS32020 Code for Implementing a Second-Order Direct-Form IIR Filter with MACD

may also be written in the equivalent form

$$H(z) = \prod_{k=1}^{N/2} \frac{\beta_{0k} + \beta_{1k}z^{-1} + \beta_{2k}z^{-2}}{1 - \alpha_{1k}z^{-1} - \alpha_{2k}z^{-2}}$$
(11)

where the filter is realized as a series of biquads. Therefore, this realization is referred to as the cascade form. Figure 18 shows a fourth-order IIR filter implemented in cascade structure, where the subsections are implemented as directform II sections. Each subsection corresponds to one of the terms in the product in (11). Note that any single cascade section is identical to the second-order direct-form II IIR filter described previously.

The difference equation for cascade section i can be written as

$$\begin{aligned} d_i(n) &= y_{i-1}(n) + \alpha_{li} \ d_i(n-1) + \alpha_{2i} \ d_i(n-2) \end{aligned} \tag{12} \\ y_i(n) &= \beta_{0i} \ d_i(n) + \beta_{li} \ d_i(n-1) + \beta_{2i} \ d_i(n-2) \end{aligned}$$
 where
$$i &= 1,2,...,N/2.$$

$$y_{i-1}(n) &= \text{input to section i.} \\ d_i(n) &= \text{value at a particular delay node in section 1.} \\ y_i(n) &= \text{output of section i.} \\ y_0(n) &= x(n) &= \text{sample input to the filter.} \\ y_{N/2} &= y(n) &= \text{output of the filter.} \end{aligned}$$
 For the IIR filter consisting of the two cascaded sections shown in Figure 18, there are two sets of equations describing the relationship between the input and output of the filter. The delay-node values for each section are stored as shown

in Figure 19. The same indexing scheme used previously




Figure 19. Delay-Node Storage for Cascaded **IIR Filter Subsections**

is used here (i.e., from the higher address in data memory to the lower address in data memory). In this case, the algorithm can be structured so that the 32-bit accumulator of the TMS320 acts as a storage register and carries the output of one of the second-order subsections to the input of the next second-order subsection. This avoids unnecessary truncation of the intermediate filter values into 16-bit words. and therefore provides better accuracy in the final output.

The implementation of the cascaded fourth-order IIR filter can be summarized as follows:

- 1. Load the new input value x(n).
- 2. Operate on the first section as outlined in Figure 12.
- 3. Leave the output of the first section in the accumulator (i.e., the SACH YN can be omitted for the first-section implementation since the accumulator links the output of one section to the input of the following section).
- 4. Operate on the second section in the same way as the first section, remembering that




Figure 18. Fourth-Order Cascaded IIR Filter

the accumulator already contains the output of the previous section.

5. The output of the second section is the filter output y(n).

The above procedures can be applied to the IIR filter implementation of higher orders. It can be shown³ that with proper ordering of the second-order cascades, the resulting filter has better immunity to quantization noise than the direct-form implementation, as will be discussed later.

An example of a TMS32010/TMS32020 program that implements a fourth-order IIR cascaded structure is contained in Appendix C.

Parallel-Form IIR Filter

The third form of an IIR filter is referred to as the parallel form. In this case, H(z) is written as

$$H(z) = \sum_{k=0}^{M-N} C_k z^{-k} + \sum_{k=1}^{N/2} \frac{\gamma_{0k} + \gamma_{1k} z^{-1}}{1 - \alpha_{1k} z^{-1} - \alpha_{2k} z^{-2}}$$

If M < N, then the term $(C_k z^{-k}) = 0$. The network form is shown in Figure 20, where it is assumed that M = N = 4. The multiplication of the input by C (a constant) is trivial. However, for one of the parallel branches of this structure, the difference equation is

$$d_i(n) = x(n) + \alpha_{1i} d_i(n-1) + \alpha_{2i} d_i(n-2)$$
 (14)

$$p_i(n) = \gamma_{0i} d_i(n) + \gamma_{1i} d_i(n-1)$$

where i = 1,2,...,N/2, and $p_i(n) =$ the present output of a parallel branch.

The similarity to the second-order direct-form II network and the single parallel section is apparent. However, in this case, the outputs of all sections are summed to give the output y(n), i.e.,

$$y(n) = Cx(n) + \sum_{i=1}^{N/2} p_i(n)$$
 (15)

if M = N. For the parallel implementation, the delay-node values are also structured in data memory, as shown in Figure 21, thus allowing for an implementation similar to that used previously. After the output of each section stored in the 32-bit accumulator is determined, these outputs are summed to yield the filter output y(n). An example of a TMS32010/TMS32020 program to implement a parallel structure can be found in Appendix C.

PERFORMANCE CONSIDERATIONS IN DIGITAL FILTER DESIGN

In the previous sections, different realizations of the FIR and IIR digital filters were discussed. This section is mainly concerned with the effects of finite wordlength on filter performance.

Some features of FIR and IIR filters, which distinguish them from each other and need special considerations when they are implemented, include phase characteristics, stability, and coefficient quantization effects.




Figure 20. Parallel-Form IIR Filter




Figure 21. Delay-Node Value Storage for a Parallel IIR Filter

Given a set of frequency-response characteristics, typically a higher-order FIR filter is required to match these characteristics to a corresponding IIR filter. However, this does not imply that IIR filters should be used in all cases. In some applications, it is important that the filter have linear phase, and only FIR filters can be designed to have linear phase.

Another important consideration is the stability of the filter. Since the unit-sample response of an FIR filter is of finite length, FIR filters are inherently stable (i.e., a bounded input always produces a bounded output). This can be seen from (5) where the output of an FIR filter is a weighted finite sum of previous inputs. On the other hand, IIR filters may or may not be stable, depending on the locations of the poles of the filter.

Digital filters are designed with the assumption that the filter will be implemented on an infinite precision device. However, since all processors are of finite precision, it is necessary to approximate the "ideal" filter coefficients. This approximation introduces coefficient quantization error. The net result due to imprecise coefficient representations is a deviation of the resultant filter frequency response from the ideal one. For narrowband IIR filters with poles close to the unit circle, longer wordlengths may be required. The worst effect of coefficient quantization is instability resulting from poles being moved outside the unit circle.

The effect of coefficient quantization is highly dependent on the structure of the filter and the wordlength of the implementation hardware. Since the poles and zeroes for a filter implemented with finite wordlength arithmetic are not necessarily the same as the poles and zeroes of a filter implemented on an infinite precision device, the difference may affect the performance of the filter.

In the IIR filter, the cascade and parallel forms implement each pair of complex-conjugate poles separately. As a result, the coefficient quantization effect for each pair of complex-conjugate poles is independent of the other pairs

of complex-conjugate poles. This is generally not true for direct-form filters. Therefore, the cascade and parallel forms of IIR filters are more commonly used than the direct form.

Another problem in implementing a digital filter is the quantization error due to the finite wordlength effect in the hardware. Sources of error arising from the use of finite wordlength include the following:

- 1. I/O signal quantization
- 2. Filter coefficient quantization
- 3. Uncorrelated roundoff (or truncation) noise
- 4. Correlated roundoff (or truncation) noise
- 5. Dynamic range constraints.

These problems are addressed in the following paragraphs in more detail.

Representing instantaneous values of a continuous-time signal in digital form introduces errors that are associated with I/O quantization. Input signals are subjected to A/D quantization noise while output signals are subjected to D/A quantization noise. Although output D/A noise is less detrimental, input A/D quantization noise is the more dominant factor in most systems. This is due to the fact that input noise "circulates" within IIR filters and can be "regenerative" while output noise normally just "propagates" off-stage.

The filter coefficients in all of the routines described in this report are initially stored in program memory, and then moved to data memory. These coefficients are represented in O15 format; i.e., the binary point (represented in two's-complement form) is assumed to follow the mostsignificant bit. This gives a coefficient range of 0.999969 to -1.0 with increments of 0.000031. The input is also in O15 format so that when two O15 numbers are multiplied, the result is a number in O30 format. When the O30 number resides in the 32-bit accumulator of the TMS320, the binary point follows the second most-significant bit. Since the output of the filter is assumed to be in Q15 format, the Q30 number must be adjusted by left-shifting by one while maintaining the most-significant 16 bits of the result. This is accomplished with the step SACH YN,1, which shifts the Q30 number to the left by one and stores the upper sixteen bits of the accumulator following the shift. The result YN is in Q15 format. Note that it is important to keep intermediate values in the accumulator as long as possible to maintain the 32-bit accuracy.

Uncorrelated roundoff (or truncation) noise may occur in multiplications. Even though the input to the digital filter is represented with finite wordlength, the result of processing leads to values requiring additional bits for their representation. For example, a b-bit data sample, multiplied by a b-bit coefficient, results in a product that is 2b bits long. In a recursive filter realization, 2b bits are required after the first iteration, 3b bits after the second iteration, and so on. The fact that multiplication results have to be truncated means that every "multiplier" in a digital structure can be regarded as a noise source. The combined effects of various noise sources degrade system performance.

Truncation or rounding off the products formed within the digital filter is referred to as correlated roundoff noise. The result of correlated roundoff (or truncation) noise, including overflow oscillations, is that filters suffer from "limit-cycle effect" (small-amplitude oscillations). For systems with adequate coefficient wordlength and dynamic range, this problem is usually negligible. Overflows are generated by additions resulting in undesirable largeamplitude oscillations. Both limit cycles and overflow oscillations force the digital filter into nonlinear operations. Although limit cycles are difficult to eliminate, saturation arithmetic can be used to reduce overflow oscillations. The overflow mode of operation on the TMS320 family is accomplished with the SOVM (set overflow mode) instruction, which sets the accumulator to the largest representable 32-bit positive (>7FFFFFF hex) or negative (>80000000 hex) number according to the direction of overflow.

Dynamic range constraints, such as scaling of parameters, can be used to prevent overflows and underflows of the finite wordlength registers. The dynamic range is the ratio between the largest and smallest signals that can be represented in a filter. For an FIR filter, an overflow of the output results in an error in the output sample. If the input sample has a maximum magnitude of unity, then the worstcase output is

$$y(n) = \sum_{n=0}^{N-1} h(n) = s$$
 (16)

To guarantee y(n) to be a fraction, either the filter gain or the input x(n) has to be scaled down by a factor "s". Reducing the filter gain implies scaling down the filter coefficients so that the 16-bit coefficient is no longer used effectively. An implication of this scaling is a degradation of the filter frequency response due to higher quantization errors. As an alternative, the input signal may be scaled, resulting in a reduction in signal-to-noise ratio (SNR). In practice, the second approach is preferred since the scaling factor is normally less than two and does not change the SNR drastically. The required scaling on a TMS32020 is achieved by using the SPM (set P register output shift mode) instruction to invoke a right-shift by six bits to implement up to 128 multiply/accumulates without overflow occurring.

For an IIR filter, an overflow can cause an oscillation with full-scale amplitude, thus rendering the filter useless. In general, if the input signal x(n) is sinusoidal, the reciprocal of the gain "s" of the IIR filter is used to prevent output overflows.

For the TMS320 implementation with its doubleprecision accumulator and P register, scaling down the input sequence by the scaling factor "s" while maintaining a 16-bit accuracy for the coefficients can accomplish the task. For this reason, use of the MPYK instruction for IIR filter implementation is not recommended. Scaling the input signal by a factor "s" results in a degradation in the overall system SNR. Therefore, for IIR filters, it is important to keep the coefficient quantization errors as small as possible since less accurate coefficients may cause an unstable filter if the poles are moved outside the unit circle. The LAC (load accumulator with shift) instruction on the TMS320 processors easily accomplishes input signal scaling.

In the previous paragraphs, finite wordlength problems associated with digital filter implementation on programmable devices were discussed. The 16-bit coefficients and the 32-bit accumulator of the TMS320 processor help minimize the quantization effects. Special instructions also help overcome problems in the accumulator. These features, in addition to a powerful instruction set, make the TMS32010 and TMS32020 ideal programmable processors for filtering applications.

SOURCE CODE USING THE TMS320

Examples of TMS320 source code for the implementation of two FIR filters and three IIR filters, based on the techniques described in this application report, are contained in the appendixes. Plots of the magnitude response, log-magnitude response, unit-sample response, and other pertinent data precede the filter programs.

Five filter types are presented in the three appendixes as follows:

Appendix A Length-80 bandpass FIR filter (TMS32010 and TMS32020)

Appendix B Length-60 FIR differentiator (TMS32010/TMS32020)

Appendix C Fourth-order lowpass IIR filters:
direct-form, cascade, and parallel
types (TMS32010/TMS32020)

The purpose of the source code is to further illustrate the use of the TMS320 devices for filtering applications and to allow implemention and analysis of these filters. The code is based on the programming techniques discussed earlier in this report.

TMS32020 source code is listed in the appendix for a length-80 FIR filter. The TMS32020 source code for the rest of the filter programs is identical to the TMS32010 code, as explained earlier. TMS32010 and TMS32020 instructions are compatible only at the mnemonic level. TMS32010 source programs should be reassembled using a TMS32020 assembler before execution. For more detail about code migration, refer to the TMS32020 User's Guide appendix, "TMS32010/TMS32020 System Migration," for detailed information.⁶

These filters were designed using the Digital Filter Design Package (DFDP) developed by Atlanta Signal Processors Incorporated (ASPI). This package runs on either a Texas Instruments Professional Computer or an IBM Personal Computer and can generate TMS320 code for the filter designed. DFDP was used to design the FIR filters with the Remez exchange algorithm developed by Parks and McClellan, and to design the IIR filters by bilinear transformation of an elliptic analog prototype. All plots supplied with the filter programs were produced by DFDP.

Filter design packages, such as DFDP, make the design

and implementation of digital filters straightforward. They allow the DSP engineer to quickly examine a variety of filters and understand the tradeoffs involved in varying the characteristics of the filters. Several digital filter design packages and other useful software support from third parties are described in the TMS32010 Development Support Reference Guide.8

All of the TMS320 source code examples have several features in common that depend on the implementation and application. These features include the moving of filter coefficients from storage in program memory to data memory, their representation in Q15 format, and the instructions that control the analog interface used for testing.

The hardware configuration that was used to test these filters included a Texas Instruments analog interface board (AIB) to provide an analog-to-digital and digital-to-analog interface. The sampling rate was 10 kHz in all cases. The filters were driven by a white-noise source, and the frequency response was estimated by a spectrum analyzer. Each filter routine contains several lines of code to initialize the analog interface board. The AIB signals the TMS320 that another input sample is available by pulling the BIO pin low. The TMS320 polls this pin using the BIOZ instruction. The AIB houses a TMS32010 device. In order to use the TMS32020 with the AIB (PN: RTC/EVM320C-06), a specially designed adaptor (PN: RTC/ADP320A-06) must be inserted to convert TMS32020 signals to TMS32010 signals. All of these implementation- and application-dependent sections of code are labeled.

Appendix A provides programs for the implementation of a length-80 linear-phase bandpass FIR filter on the TMS32010 and the TMS32020. The filter has been designed using the Parks-McClellan algorithm. Pertinent data for this filter is as follows:

Passband	1.375	- 3.625 k	кHz
Stopbands	0.0 4.0		cHz cHz
Attenuation in stopbands		-68.4	iB
Transition regions	1.0 3.625	- 1.375 k - 4.0 k	cHz cHz

The figures preceding the program show the magnitude response using a linear scale, the log-magnitude response, and the unit-sample response. Both the magnitude response and the log-magnitude response illustrate the equiripple response expected from using the Parks-McClellan algorithm. The unit-sample response possesses the symmetry that is characteristic of linear-phase FIR filters.

A length-60 FIR differentiator, shown in Appendix B, is also designed using the Parks-McClellan algorithm. Characteristics for the FIR differentiator are listed below.

Lower band edge 0.0 kHz Upper band edge 5.0 kHz Desired slope 0.4800
Maximum deviation 0.3172 percent

The log-magnitude resonse is illustrated as well as the unit-sample response, which is antisymmetric for an FIR differentiator. Because the code is written in looped form, there is a dramatic reduction in the amount of program space necessary to implement this filter.

The three filters in Appendix C are fourth-order lowpass IIR filters, designed using the bilinear-transform technique. The first filter is based on a direct-form II structure, the second filter is based on a cascade structure with two second-order direct-form II subsections, and the third filter is based on a parallel structure. These three IIR filters are identical in terms of their frequency response and have the following characteristics:

Passband Transition region Stopband	0.0 2.5 2.75	-	2.5 2.75 5.0	kHz kHz kHz	
Attenuation in stopband	-25	.17		dB	

The figures that show the magnitude response, logmagnitude response, phase response, group delay, and the unit-sample response for the three IIR filters are treated as a group and precede the three programs for filter implementation.

Table 1 is a summary of information about the five digital filters that are implemented in the appendixes.

An examination of the length-80 FIR filter implementation reveals the advantages of using a TMS32020 over the TMS32010. The program memory size is reduced by a factor of 15 (11 words vs. 163 words) while execution speed is improved by a factor of 1.8. Since the other filter types do not take advantage of the RPTK/MACD instruction pair, the performance results are the same. For example, a fourth-order cascade-form IIR filter executes at $5.4~\mu s$ using only 27 program memory words.

When implementing linear-phase FIR filters, the designer must choose the right device for the application. If fast execution time and less program memory are essential, then the TMS32020 is the right choice.

The IIR filters are direct transformations of analog

filters, exhibiting the same amplitude and phase characteristics as their analog counterparts. IIR filters tend to be more efficient than FIR filters with respect to transitionband sharpness and filter orders required. Although they require less code for implementation than the FIR filters (TMS32010 straightline code), they show great nonlinearity in phase, which limits their use in some applications.

By far the most commonly used IIR structure is the cascade-form realization. It has been shown that proper ordering of the poles and zeroes results in less sensitivity to quantization noise. The Digital Filter Design Package designs IIR filters in cascade form only.

By using a TMS32020 for both FIR and IIR filter implementations, it is possible to design a higher-order filter

Table 1. Summary Table of Filter Programs

LE	NGTH-80 LIN	EAR-PHASE BANDPASS	FIR (STRAIGHT-LINE CO	DE)
CODE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)
Straight Line:				
TMS32010	163	32.6	163	120
TMS32020 (with RPTK)	90	18	11	161
	LENGT	H-60 FIR DIFFERENTIAT	OR (LOOPED CODE)	
CODE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)
Looped: TMS32010/20	243	48.6	11	120
	F	OURTH-ORDER LOWPAS	SS IIR FILTERS	
STRUCTURE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)
Direct-Form II:				
TMS32010/20	24	4.8	24	16
Cascade:				
TMS32010/20	27	5.4	27	18
Parallel:				
TMS3210/20	28	5.6	28	18

NOTE: The above performance figures are only given as a reference. They should not be taken as benchmarks since programs can always be improved for better speed and memory efficiency.

than with the TMS32010. The TMS32020 is also ideal for higher-order FIR filters that require single-cycle multiply/accumulate operations.

SUMMARY

A brief review of FIR and IIR digital filters has been given to assist in understanding the fundamentals of digital


filter structure and their implementations using a digital signal processor. Many design examples have also been included to show the tradeoffs between FIR and IIR structures.


This application report has also described methods for implementing FIR and IIR filters with the TMS32010 and TMS32020. The design engineer can now choose between the two devices, depending on the application.


REFERENCES

- A.V. Oppenheim and R.W. Schafer, *Digital Signal Processing*, Prentice-Hall (1975).
- Andreas Antoniou, Digital Filters: Analysis and Design, McGraw-Hill (1979).
- C.S. Burrus and T.W. Parks, *Digital Filter Design*, John Wiley & Sons (1986).
 - U. Kaiser, "Wave Digital Filters and Their Significance for Customized Digital Signal Processing," *Texas Instruments Engineering Journal*, Vol 2, No. 5, 29-44 (September October 1985).
- 5. TMS32010 User's Guide (SPRU001B), Texas Instruments (1985).
- 6. TMS32020 User's Guide (SPRU004A), Texas Instruments (1985).
- Digital Filter Design Package (DFDP), Atlanta Signal Processors Inc. (ASPI), 770 Spring St. NW, Suite 208, Atlanta, GA 30308, 404/892-7265 (1984).
- 8. TMS32010 Development Support Reference Guide (SPRU007), Texas Instruments (1984).

APPENDIX A LENGTH-80 LINEAR-PHASE PASSBAND FIR FILTER







16:55:56 08-15-85	PAGE 0001
PC 1.0 85.157	
RO ASSEMBLER	
32020 FAMILY MACRO	
32020	

FIRBPASS

* * * * *	>FFB4 *	* * -	ATA >00A2 * 0.496452E-02 * ATA >FF6F * -0.440419E-02 *	>FFE * -	>FEF4 *	>000CB *	>00E6 *	ATA >0187 * 0.119391E-01 *	* 80000 *	>FE7F *	ATA >FDBF # -0.175964E-01 #	>FFB5 * -	>026A *	ATA >0368 * 0.265143E-01 *	> FDC2	>FC0A * -	>FAA3 * -	VTA >034/ * 0.256315E-01 * (TA >FE3D * -0.13749RE-01 *	*	× 0988 *	` ^	>EB59 *	>DC2A * -	^ ^	>DC2A * -	TA >EB59 * -0.161339E+00 *	>FA3D * -	>09BB *	` ^	>0347 *	DATA >FAA3 * -0.418954E-01 *	` ^	>FDC2 * -	DATA > 0368 * 0.266148E-01 *	>FFB5 * -	× 0195 *	AATA >FDBF * -0.1/5964E-01 * AATA >FE7F * -0.117293E-01 *
CH2 D/ CH3 D/ CH4 D/				CH12 DA				CH18 DA				_	CH25 DA		CH28 DA				CH33 DA		CH35 DA	_		CH40 DA			_				CH49 DA		_	CH53 DA		_	CHS8 DA
	-		DOAZ CE FF6F CE	FFFE C		OOCB OOOB		0187 CE			FUBF C			0368 CF		,			0747 CF					2057 CE					FE3D CE			0000	_	0368 CH	, ,	_	FUBF CH
			002A 0	002C F 002D F			0031 0			0035 F		0038 F		003A 0				003F 0		0042 0			0046 DO			004A E		004D 0			0051 F			0055 0			005A FI
0057 0058 0059 0060	0061	0063	9900	0067					0075	9000			0800	1800	0083	0084	0085	0086	0088	6800				0094			6600		0102		0104			0108			0112
**************************************	10 кн2	FILTER CHARACTERISTICS	BAND 1 BAND 2 BAND 3	1.3750	3.6250	0.0000 1.0000 0.0000	0.0076	-68.3965 0.0657 -68.3997	FILTER STRUCTURE		-	า เ	0<		h(2) $v h(N-2) v h(N-1)$	-	_	0	,, I	***************************************	I PROGRAM MEMORY I DATA MEMORY	(WORDS)		1 10 161		107 - 484 - 11	(2)(20)130										-0.107251E-02 * 0.973976E-03 *
* * * * * * * * * * * * * * * * * * *	SAMPLING FREQUENCY = 10 KHZ	FILM		* LOWER BAND EDGE	GE	* NOMINAL GAIN * NOMINAL RIPPLE	E	* RIPPLE IN DB -68	: *	* 1	* **	2	-0<	(u) x *	* v h(0) v h(1) v	-		.01-1-0-1-10-1-10-1-10-1-10-1		***************************************	* CYCLES EXECUTION TIME	-		* 90 18	_	* * TOTAL MATERIAL ONIGHTONS / *	***********	*	EOO	EQU	CLOCK EQU 47	2	AORG 0	B START		3LE AORG 32	CHO DATA >FFDC * -0. CH1 DATA >001F * 0.
00001 00003 00004	9000	8000	0010	0011	0013	0014	0016	0017	0019	0020	0021	0023	0024	9000	0027	0028	0029	0031	0032	0033	0035	0036	0037	0039	0040	0041	0043	*	0020	002E	0048 002F C		0000	0052 0000 FF80		0020	0055 0020 FFDC C 0056 0021 001F C

16:55:56 08-15-85 PAGE 0004									OUTPUT THE FILTER RESPONSE y(n)	T POINT																							
PC 1.0 85.157 16									, OUTPUT THE FIL	; GO GET THE NEXT POINT																							
32020 FAMILY MACRO ASSEMBLER	AR1	0	!	>4F	100110		YN, 1		YN, PA2	WAIT						-																	
Y MACRO	LARP	MPYK		RPTK			SACH		DOUT	8		END																					
FIRBPASS 32020 FAMII	0166 0087 5589	0168 0088 A000		0171 008A CB4F	0080	0173 ***	008E		0177 008F E22D	0600	0091 0080	0181	NO ERRORS, NO WARNINGS																				
16:55:56 08-15-85 PAGE 0003	* *	* *				• •					* *	•		• •		SAMPLING RATE OF 10 KHZ *		CE BOARD							SHIPPERT ADDRESSING	POINT TO BLOCK BO	ICIENTS		USE BLOCK BO AS PROGRAM AREA	BIO PIN GOES LOW WHEN A	NEW SAMPLE IS AVAILABLE	THE NEW SAMPLE XN	; POINT TO THE BOTTOM OF BLOCK BI
PC 1.0 85.157	0.346738E-03	0.119391E-01 0.704627E-02	0.342216E-03	0.621682E-02	-0.438169E-02	-0.314831E-04	-0.440419E-02	0.322896E-02	-0.194902E-03	-0.229530E-02	-0.212256E-03	-0.675043E-03	0.249065E-02	0.9/39/6E-03 -0.107251E-02		; SAMPLING		OG INTERFA							ON SEL	, POINT TO	, 80 COEFFICIENTS		, USE BLOC	BIO PIN	, NEW SAMP	; BRING IN	POINT TO
MACRO ASSEMBLER PC	>000B # 0.	* *	>000B * 0.	* *	*	>PPPE + -0.		•	>FFF9 * -0.	*	>FFBA * -0.	*	• •		>000A	>01F3	\$	ALIZATION OF THE ANALOG INTERFACE BOARD		۲ ۽	MODE	MODE, PAO	CLOCK	COEFFICIENTS	004	AR0,>200	>4F	- instruction		NXTPT	WAIT	XN, PA2	AR1,>3FF
	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	EQU			LDPK	TBLR	TUO	TBLR	FILTER	1 400	LRLK	RPTK	D C P	CNPP	2018	•	ä	LRLK
32020 FAMILY	CH59	CH61	CH63	CH64	CH66	CH67	CH69	CH70	CH71	CH73	CH74	CH76	CH77	CH79	. £	SMP	START	* INITI						* LOAD						WAIT		* NXTPT	
FIRBPASS 3202	005B	0115 005C FEES	005F	0900	0062	0063	0065	9900		6900	006A	0000	0900		0000	0137 0071 01F3	0139 0072	0140	0142	0072	0074	0075	0147 0076 CA/1 0148 0077 582F	8	97.00	007A	0155 007C CB4F	007E	015/ 0158 007F CE05		0161 0082 FF80 0083 0080		0165 0085 D100 0086 03FF

00001 00001

CLOCK

20:41:39 08-29-85 PAGE 0006																					
PC2.1 84.107																					
32010 FAMILY MACRO ASSEMBLER	мру н9	LTD XNM69 MPY H10	LTD XNM68 MPY H11	LTD XNM67 MPY H12	LTD XNM66 MPY H13	LTD XNM65 MPY H14	LTD XNM64 MPY H15	LTD XNM63 MPY H16	LTD XNM62	LTD XNM61	MPY H18	LTD XNM60 MPY H19	L'ID XNM59 MPY H20	LŢD XNM58 MPY H21	LTD XNM57 MPY H22	LTD XNM56 MPY H23	LTD XNM55 MPY H24	LTD XNM54 MPY H25	LTD XNM53 MPY H26	LTD XNM52 MPY H27	LTD XNM51
FIRBPASS 32010 FAMI	0282 0052 6D59 0283 *	0284 0053 6B45 0285 0054 6D5A	0287 0055 6B44 0288 0056 6D5B 0289 ***	0290 0057 6B43 0291 0058 6D5C	0292 0293 0059 6842 0294 005A 605D	0295 0296 005B 6B41 0297 005C 6D5E	0298 005D 6B40 0300 005E 6D5F *	0302 005F 6B3F 0303 0060 6D60	0304 * 0305 0061 6B3E	0063	0064	0311 0065 6B3C 0312 0066 6D63	0314 0067 6B3B 0315 0068 6D64	0317 0069 6B3A 0318 006A 6D65 0319	0320 006B 6B39 0321 006C 6D66	0322 0323 006D 6B38 0324 006E 6D67	0325 006F 6B37 0327 0070 6D68	0328 0071 6B36 0330 0072 6D69 *	0332 0073 6B35 0333 0074 6D6A	0334 0335 0075 6B34 0336 0076 6D6B	0338 0077 6833
R PC2.1 84.107 20:41:39 08-29-85 PAGE 0005	* SAMPLING RATE OF 10 KHZ *		* CONTENT OF ONE IS 1 *	* THE FILTER COEFFICIENTS AND *	* OTHER VALUES FROM PROGRAM * * MEMORY TO DATA MEMORY *		* INITIALIZATION OF ANALOG * * INTERFACE BOARD *	* BIO PIN GOES LOW WHEN A *	* NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN *		* DUE TO SYMMETRY $h(0) = h(79) *$ * $x(n-79) * h(79) *$	* $h(1) = h(78)$ *								
LY MACKU ASSEMBLER	DATA >000A	0	LACK 1 SACL ONE	LARK ARI,>29	LACK SMP LARP ARO TBLR *-,AR1	SUB ONE BANZ LOAD	OUT MODE, PAO OUT CLOCK, PAI	BIOZ NXTPT	B WAIT	IN XN, PA2	ZAC	LT XNM79 MPY H0	LTD XNM78 MPY H1	LTD XNM77 MPY H2	LTD XNM76 MPY H3	LTD XNM75 MPY H4	LTD XNM74 MPY H5	LTD XNM73 MPY H6	LTD XNM72 MPY H7	LTD XNM71 MPY H8	LTD XNM70
32010 FAMI	000A MD 01F3 SMP		7E01 507B	7079	7E2B 6880 LOAD 6791	107B F400 0032	4878 4979	F600 WAIT				6A4F 6D50	684E 6D51	6B4D 6D52	6B4C 6D53	684B ** 6D54	6B4A 6D55	6849 6D56	6848 6D57	6B47 6D58	6846
FIRBPASS	002A 002B		002D 002E		0031 0032 0033		0037 0038		003B 003C	003D		003F 0040	0041	0043	0045	0047	0049 004A	004B	004D 004E	004F	0051

20:41:39 08-29-85 PAGE 0008																				
PC2.1 84.107						•					,									
32010 FAMILY MACRO ASSEMBLER	MPY H32	LTD XNM31 MPY H31	LTD XNM30 MPY H30	LTD XNM29 MPY H29	LTD XNM28 MPY H28	LTD XNM27 MPY H27	LTD XNM26 MPY H26	LTD XNM25 MPY H25	LTD XNM24 MPY H24	LTD XNM23 MPY H23	LTD XNM22 MPY H22	LTD XNM21 MPY H21	LTD XNM20 MPY H20	LTD XNM19 MPY H19	LTD XNM18 MPY H18	LTD XNM17 MPY H17	LTD XNM16 MPY H16	LTD XNM15 MPY H15	LTD XNM14 MPY H14	LTD XNM13
FIRBPASS 32010 F	0396 009E 6D70	0398 009F 6B1F 0399 00A0 6D6F	0400 * 0401 00A1 6B1E 0402 00A2 6D6E	0403 * 0404 00A3 6B1D 0405 00A4 6D6D	0406 * 0407 00A5 6B1C * 0408 00A6 6D6C	0410 00A7 6B1B 0411 00A8 6D6B	0412 0413 00A9 6B1A 0414 00AA 6D6A	0416 00AB 6B19 0417 00AC 6D69	0418 ** 0419 00AD 6B18 0420 00AE 6D68	0422 00AF 6B17 0423 00B0 6D67	0424 * 0425 00B1 6B16 * 0426 00B2 6D66	0428 00B3 6B15 0429 00B4 6D65	0430 *** 0431 00B5 6B14 0432 00B6 6D64 **	0434 00B7 6B13 0435 00B8 6D63	0436 0437 00B9 6B12 0438 00BA 6D62	0441 00BE 6B11	0444 00BE 6D60	0445 00BF 6B0F 0447 00C0 6D5F	0448 ***********************************	0452 00C3 6B0D
20:41:39 08-29-85 PAGE 0007																				
PC2.1 84.107																				
AMILY MACRO ASSEMBLER	MPY H28	LTD XNM50 MPY H29	LTD XNM49 MPY H30	LTD XNM48 MPY H31	LTD XNM47 MPY H32	LTD XNM46 MPY H33	LTD XNM45 MPY H34	LTD XNM44 MPY H35	LTD XNM43 MPY H36	LTD XNM42 MPY H37	LTD XNM41 MPY H38	LTD XNM40 MPY H39	LTD XNM39 MPY H39	LTD XNM38 MPY H38	LTD XNM37 MPY H37	LTD XNM36 MPY H36	LTD XNM35 MPY H35	LTD XNM34 MPY H34	LTD XNM33 MPY H33	LTD XNM32
FIRBPASS 32010 FAMILY	0339 0078 6D6C 0340 *	0341 0079 6B32 0342 007A 6D6D	0345 007B 6B31 0345 007C 6D6E	0347 007D 6B30 0348 007E 6D6F	0350 007F 6B2F 0351 0080 6D70 0352 ***	0353 0081 6B2E 0354 0082 6D71	0356 0083 6B2D 0357 0084 6D72 0358 **	0359 0085 6B2C 0360 0086 6D73	0362 0087 6B2B 0363 0088 6D74	0365 0089 6B2A 0366 008A 6D75	0368 008B 6B29 7 0369 008C 6D76 7 0370	0371 008D 6B28 0372 008E 6D77	0374 008F 6B27 0375 0090 6D77 0376	0377 0091 6B26 0378 0092 6D76	0380 0093 6B25 0381 0094 6D75	0383 0095 6B24 0384 0096 6D74	0386 0097 6B23 0387 0098 6D73	0389 0099 6B22 0390 009A 6D72	0392 009B 6B21 0393 009C 6D71	0395 009D 6B20

PC2.1 84.107 20:41:39 08-29-85 PAGE 0009																	
32010 FAMILY MACRO ASSEMBLER	н13	XNM12 H12	E WZX	H11		XNM10	H10		6WNX	MPY H9		XNM8	Н8		XNM7	H7	
PAMILY MA	MPY	LTD	r.T.	MPY		LTD	MPY		LTJ	MPY		LTD	MPY		LTD	MPY	
32010	6050	6B0C 6D5C	* e8089	6D5B	*	6BOA	6D5A	*	6809	6D59	*	6B08	6058	•	6807	6057	*
SSI	00C4	0005		8000		6000	00CA		00CB	2000		00CD	OOCE		OOCF	0000	
FIRBPASS	0453	0455	0457	0459	0460				0464	0465	0466	0467	0468	0469	0410	0471	0472

LTD XNM7 MPY H7 LTD XNM6 MPY H6 LTD XNMS MPY H5 LTD XNM4 MPY H4 * OUTPUT THE FILTER RESPONSE y(n) *

OUT YN, PA2

0496 00E0 597A 0497 0498 00E1 4A7A 0499 0500 00E2 F900 00E3 0039

B WAIT

0502 NO ERRORS, NO WARNINGS

SACH YN, 1


LTD XNM3 MPY H3


LTD XNM2 MPY H2 LTD XNM1 MPY H1

0474 0010 6806 0475 0011 6806 0476 0036 6805 0477 0036 6805 0478 0035 6804 0480 0035 6804 0481 0036 633 0482 0039 6802 0485 0039 6802 0485 0039 6802 0485 0036 633 0489 0036 633 0489 0036 633 0489 0036 633 0489 0036 633 0489 0036 633 0489 0036 633 0489 0036 633 0489 0036 633 0489 0036 633

* GO GET THE NEXT POINT

APPENDIX B LENGTH-60 FIR DIFFERENTIATOR





20:43:03 08-29-85 PAGE 0002					•																																		
PC2.1 84.107																																							
32010 PAMILY MACRO ASSEMBLER	XNM14	000F XNM15 EQU 15 0010 XNM16 EQU 16	XNM17 EQU	OOLZ XMAIS EQUIS	XNM20 EQU	XNM22	XNM23 EQU	XNM25 EQU	001A XNM26 EQU 26 001B XNM27 EQU 27	XNM28 EQU	XNM30	XNM31 EQU	0020 XNM32 EQU 32	XNM34	0023 XNM35 EQU 35	XNM37 EQU	XNM38 EQU	0027 XNM39 EQU 39 0028 XNM40 EQU 40	0029 XNM41 EQU 41			002D ANM45 EQU 45	XNM47	XNM49	0032 XNM50 EQU 50	XNM52	XNM53	0030 XNM54 EQU 54	XNMS6 EQU	XNM57 EQU	003B XNM59 EQU 59		95	H2 EQU	H3 EQU	H4 EQU	0042 H6 EQU 66	H8 EQU	H9 EQU
FIRDIF	0058	0029	0061	0063	0064	9900	0067	6900	0070 0071	0072	0074	00075	0076	8200	0079	0081	0082	0083	0082	0087	8800	6600	0091	0003	0094	9600	0097	8600	0100	0101	0103	0104	0105	0107	0108	0110	0111	0113	0114
20:43:03 08-29-85 PAGE 0001	**********		TOR	· so								-1	0		v h(N-1)		0	y(n) y	***********		DATA MEMORY		120		* * * * * * * * * * * * * * * * * * *		******												
PC2.1 84.107 20:4	计多数分类 化多数分类 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性	FIR FILTER	GTH-60 DIFFERENTIA	FILTER CHARACTERISTICS	= 10 KHZ		0.0000	0.4800	0.31/1	FILTER STRUCTURE			<		v h(2) v h(N-2)				***************************************		PROGRAM MEMORY			_	1	ALIZATION)													
LY MAGRO ASSEMBLER PC	**************		LEN	FI	SAMPLING PREDUENCY =		LOWER BAND EDGE UPPER BAND EDGE	DESIRED SLOPE	NOTICE AND A			-1 -1	0		h(0) v h(1)		-8<		*************		EXECUTION TIME (MICROSECONDS)		48.6			EXCLUDING I/O AND INITIALIZATION)	*************		'FIRDIF'	o	75	·	• •	91	~ 60	. 6.	11	12	7
32010 FAMILY MAC	*******	. *		*	* SAME	*	HONOT *	* DESI	*	• •	*	* *	0<0	(u) ×	•	• •	*	••	*********	*	* CYCLES		* 243	* •		* (EXCLUD	********	•	TOI	XNM1	XNM2	E ZZX	XNMS		XNM8	XNM9 EQU	XNM11 EQU	XNM12 EQU	XNM13 EQU
FIRDIF 3	0001	0003	0002	9000	0000	6000	0011	20012	0014	0015 0016	0017	0018 0019	0020	0021	0023	0024	0026	0027	0029	0030	0032	0033	0034 0035	0036	0038	0039	0041	0042									0055 000B		


20:43:03 08-29-85 PAGE 0004						
PC2.1 84.107	4 * * * * * * * * * * * * * * * * * * *	0.146547E-02 * -0.186717E-02 * -0.670893E-03 * -0.476907E-03 * -0.48679E-03 * -0.505055E-03 * -0.505055E-03 *	0.5656E-03 * -0.624602E-03 * -0.681939E-03 * -0.750318E-03 * -0.929373E-03 * -0.1904702E-02 * -0.1190412E-02 *	0.1870702 0.273732E-02 0.273732E-02 0.33462E-02 0.4342E-02 0.68080E-02 0.180838E-01 0.180877E-01 0.189372E-01 0.18105E-00	6823 8 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	-CH13 * -CH12 * -CH11 *
ASSEMBLER	B START COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY	* * * * * * * *	* * * * * * * * * *		>#229 ** >04FB ** >04FB ** >04FB ** >04FB ** >06BD ** >06	>001E * >FFE4 * >0018 * >FFE9 *
32010 FAMILY MACRO ASSEMBLER	B START EFFICIENTS ORED IN PRO	DATA DATA DATA DATA DATA DATA			DATA DATA DATA DATA DATA DATA DATA DATA	
O FAM		CH2 CH3 CH3 CH3 CH4 CH4 CH4			CH31 CH32 CH34 CH35 CH36 CH36 CH37 CH37 CH38 CH39 CH40 CH40 CH40 CH41 CH41 CH42 CH44	
320	F900 0040	2 0030 3 FFC2 4 0015 5 FFEF 7 FFF0 7 FFF0 8 0010	A 0012 3 FFEB 5 0016 6 0018 F FFE1 0 0022 1 FFD8	4 FFCB 5 FFCB 5 FFB 6 003D 7 FFB 9 FF42 9 FF42 9 FF75 10 FB 10		0 001E 1 FFE4 2 0018
FIRDIF	0172 0173 0000 0174 0175 0176	0178 0002 0179 0003 0180 0004 0181 0005 0182 0006 0183 0007 0185 0009	0186 000A 0187 000B 0189 000D 0190 000E 0191 000E 0193 0010	0195 00145 00195 00195 00195 00197 0		0224 0030 0225 0031 0226 0032 0227 0033
20:43:03 08-29-85 PAGE 0003						
PC2.1 84.107						
32010 FAMILY MACRO ASSEMBLER	EQU 70 EQU 71 EQU 72 EQU 74 EQU 75	EQU 77 EQU 79 EQU 81 EQU 82 EQU 83	800 88 88 88 89 89 89 89 89 89 89 89 89 89	E 000 94 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	EQU 108 EQU 1109 EQU 1109 EQU 1111 EQU 1113 EQU 1115 EQU 1115 EQU 1117 EQU 1120 EQU 1120	EQU 122 EQU 123 AORG 0
O FAMII	H10 H12 H13 H14	H17 H19 H20 H21 H23	H25 H26 H27 H29 H30 H31 H32	н 34 н 35 н 36 н 39 н 44 н 42 н 44 н 45 н 45	H48 H50 H51 H51 H53 H54 H56 H56 H56 H58 H58 H58 H58 H58 CLOCK	¥ ON
32010	0047 0048 0048 0048	0040 0040 0004F 00050 00051 00052	0005 0005 0005 0005 0005 0005 0005 000	0005 E	006E 006E 006E 0071 0073 0075 0075 0075	007A 007B
						0000


00115 00117

FIRDIF

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 20:43:03 08-29-85	OUT YN, PA2 • OUTPUT THE PILTER B WAIT • GO GET THE NEXT E END							
i PC2.1 84.107 20:43:03 08-29-85 FIRDIF PAGE 0005	- CH9 * 0281	* SAMPLING RATE OF 10 KHZ * * CONTENT OF ONE IS 1 *	* THIS SECTION OF CODE LOADS * ** THE FILER CORFFICINES AND * ** OTHER VALUES FROM PROGRAM * ** MEMORY TO DATA MEMORY *	* INITIALIZATION OF ANALOG * * INTERFACE BOARD * SET ARP TO ARO *	* BIO PIN GOES LOW WHEN A * * NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN * * ARO POINTS TO THE INPUT SEQUENCE * * ARI POINTS TO THE IMPULSE RESPONSE *		* ACCUMULATE LAST MULTIPLY *
FAMILY MACRO ASSEMBLER	CH50 DATA >0014 CH51 DATA >FED CH52 DATA >FED CH52 DATA >FEE CH54 DATA >FEE CH55 DATA >FEE CH55 DATA >FEE CH57 DATA >FEE CH57 DATA >FEE CH56 DATA >FEE	##	LARK ARD, CLOCK LARK ARI, 60 LACK SMP LACK SMP LARP ARD TRELR *-, ARI SUB ONE BANZ LOAD	OUT MODE, PAO OUT CLOCK, PA1 LARP ARO	WAIT BIOZ NXTPT B WAIT	KN, PA2 K ARO, XNM59 K ARI, H59	ZAC LT *-,AR1 MPY *-,AR0 * LTD *,AR1 MPY *-,AR0	BANZ LOOP APAC
FIRDIF 32010 FAMI	0228 0034 0014 C 0239 0035 FFB 0231 0037 FFF C 0231 0037 FFF C 0232 0038 000F C 0234 0039 FFF C 0235 0039 FFE C 0235 0030 0010 C 0235 0030 0010 C 0235 0030 0010 C	003E 000A 003F 01F3 0040 6E00 0041 7E01 0042 507B	0043 7079 0044 713C 0045 7E3F 0046 6880 0047 6791 0048 107B 0049 F400	0255 004B 4878 0256 004C 4979 0257 **	004E F600 004F 0052 0050 F900 0051 004E	0052 4200 0053 703B 0054 7177	0268 0055 7F89 ** 0269 0056 6A91 0271 0057 6D90 ** 0273 0058 6B81 L0	0275 0058 P400 7 0277 0058 0058 4 0277 0278 005C 7F8F 7 0279

APPENDIX C FOURTH-ORDER LOWPASS IIR FILTERS






1.107 20:44:36 08-29-85 PAGE 0002	***************************************														* 02	= -1.172416. THE -1.0 TERM * IMPLEMENTED WITH A SUB AND * CONTAINS -0.172416 = >E9EE. *	72 *	* 62 * * 89	.35 * .91 *	SAMPLING RATE OF 10 KHZ *		* CONTENT OF ONE IS 1 *
PC2.1 84.107	****													TIALLY *	* 0.4396070 *	* A2 = -1. * IS IMPLE * A2 CONTA	* 0.3859772 * -0.2675277	* 0.1873279 * 0.3360168	* 0.4//5291 * 0.3359135 * 0.1871291	* SAMPLING		* CONTENT
32010 FAMILY MACRO ASSEMBLER	*****	'IIR4DIR'						0	112	14	15 17 18	. •	ART	COEFFICIENTS ARE INITIALLY	> 3845		>3167 >DDC1		>3D1F >2AFF >17F3	>000A 499	0	1 ONE
LY MACR	* * * * *		EQU 1	E 00.0	3	EOU	E00 8	EQU 9		EQU	000	AORG 0	B START	FFICIE	DATA	DATA	DATA	DATA	DATA DATA DATA	DATA DATA	r LDPK	LACK
O FAMI	**		DNA	DNM3	N N N	43 43	4 4 4	. 080						* * *	* 5		CA3		CB3	SMP	START	
			0000				0000	6000				0000	0000	0000 10000	1 2 0002 3845	0003	7 8 0004 3167 9 0005 DDC1		0008 0000 000 9	7 000B 000A 8 000C 01F3	0 000D 6E00	1 2 000E 7E01 3 000F 5012
36 08-29-85 IIR4DIR PAGE 0001	0028	0060	0062	0064	9900	BAND 2 0069		0.00000 0.00000 0.06000		000	0000		0086 0087	8800	0090 0091 0092	0093 0094 0095	0007			!	0100	0111
PC2.1 84.107 20:44:36 PAG	******************************	FOURTH-ORDER IIR ELLIPTIC LOWPASS FILTER	DIRECT-FORM II STRUCTURE	FILTER CHARACTERISTICS) KHZ	BAND 1 BA		1.00000	·	FILTER STRUCTURE	2 م	0>>	- x - z - x	0>0 	0>	v z b .	2 b		**************************************	(WOKDS)	24	MOTERAL
LY MACRO _§ ASSEMBLER PC2.	************	FOUL	DIRECT	FILTER	SAMPLING FREQUENCY = 10 KHZ		LOWER BAND EDGE	UPPER BAND EDGE NOMINAL GAIN NOMINAL RIPPLE	MAXIMUM RIPPLE RIPPLE IN DB	FIL		x(n)	, – , a	m m	>	, a a	-, - o		EXECUTION TIME	(MICROSECONDS)	**************************************	UNCIPACITATETAT CAM OLI CATOLICA
32010 FAMILY MACR	*******				SAMPL		LOWER	NOMIN	MAXIN										**************************************		24	***
2010	:.	* *	* *	* *	* *	* *	* * •	* * *	* * *	***	* * *	* *	* *			****			* * * *	* * *	* * •	

20:44:36 08-29-85 PAGE 0004					* #	OUTPUT THE FILTER RESPONSE y(n) *	T POINT *															
ER PC2.1 84.107					* FINISHED FILTER	* OUTPUT THE FIL	* GO GET THE NEXT POINT															
32010 FAMILY MACRO ASSEMBLER	MPY B2	LTD DNM1 MPY B1	LTD DN MPY B0	APAC	SACH YN, 1	OUT YN, PA2	B WAIT	END													e	
IIR4DIR 32010 FAMII	0168 0036 6D0B	0170 0037 6B01 0171 0038 6D0A	0172 0173 0039 6800 0174 003A 6D09	01/5 0176 003B 7F8F *	0177 0178 003C 5910	01/9 0180 003D 4A10 0181 *	0182 003E F900 003F 0020	0183 * 0184 NO WARNINGS														
PAGE 0003	* THIS SECTION OF CODE LOADS *	* THE FILTER COEFFICIENTS AND * * OTHER VALUES FROM PROGRAM * * USENOW AND DAMP *	MEMONI 10 DAIN MEMONI		* THIS SECTION SETS THE * * INITIAL STATE OF THE *	* FILTER TO ZERO *		* INITIALIZATION OF ANALOG * * INTERFACE BOARD *	* BIO PIN GOES LOW WHEN A *	* NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN *	* IMPLEMENTATION OF SYSTEM POLES *	* d(n-1) * a *	* THIS SECTION IS EQUIVALENT TO * * -1.172416 * DNM2. THE -1.0 * TERM IS IMPLEMENTED WITH THE * SUB DNM2,15 AND AZ CONTAINS *						* IMPLEMENTATION OF SYSTEM ZEROES *	* d(n-3) * b *	E .
variation over the	LARK ARO CLOCK	LARK AR1,10 LACK SMP	TBLR *-, ARI SUB ONE	DAN'S LOAD	ZAC SACL DN	SACL DUMI	SACL DNM3	OUT MODE, PAO	BIOZ NXTPT	B WAIT	IN XN, PA2	LAC XN,15	LT DNM1 MPY A1	LTA DNM2 MPY A2 SUB DNM2,15	LTA DNM3 MPY A3	LTA DNM4 MPY A4	APAC	SACH DN,1	ZAC	MPY B4	LTD DNM3 MPY B3	
1101	*	Š		*					WAIT		* NXTPT				* -	ĸ .	* .			. •		*
	00100	0011	0119 0014 6791 0120 0015 1012	0017	0018	001A 5001 001B 5002	001C 001D	0129 0130 001E 480E 0131 001F 490F	0020	0021 0024 0134 0022 F900 0023 0020	5 5 0024 4211	8 9 0025 2F11	0026 6A01 0027 6D05	0143 0144 0028 6C02 0145 0029 6D06 0146 002A 1F02 0147	002B 6C03	002D 6C04	002F 7F8F	0030 2000	0031 7F89	2 0032 6D0D	4 0033 6B03 5 0034 6D0C	9

20:43:59 08-29-85 PAGE 0002															OF 10 KHZ *		IS 1 *	P CODE LOADS * PFICIENTS AND * NOM PROGRAM *
PC2.1 84.107										IALLY *	* 0.242342 * * 0.339521 * * 0.242117 *	* 0.447687 * * -0.308310 *	* 0.772990 * * 0.303581 * * 0.772887 *	* -0.008080 * * -0.867723 *	* SAMPLING RATE OF 10 KHZ		* CONTENT OF ONE IS 1 *	* THIS SECTION OF CODE LOADS * THE FILTER COEFFICIENTS AND * OTHER VALUES FROM PROGRAM
32010 FAMILY MACRO ASSEMBLER										COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY	>1F05 >2B75 >1EFD	>394D >D889	>62F1 >26DB >62ED	>FEF7 >90EE	>000A 499		w	LARK ARO, CLOCK LARK ARI, 11 LACK SMP
LY MACRO	EQU 3 EQU 4	EQU 6 EQU 7 EQU 8	EQU 9 EQU 10	EQU 11 EQU 12	EQU 13 EQU 14 EQU 15	EQU	EQU 19 EQU 20	AORG 0	B START	FFICIENTS RED IN PR	DATA DATA DATA	DATA	DATA DATA DATA	DATA	DATA DATA		LACK 1 SACL ONE	LARK ARD, CLC LARK ARI, 11 LACK SMP
O FAMI	DIN DINMI DINM2	801 811 821	A11 A21	# B02 B12	822 * A12 A22	MODE	N X X			* COE	CB01 CB11 CB21	CA11 CA21	CB02 CB12 CB22	CA12 CA22	MD SMP	START *		
IIR4CAS 3201	0058 0003 0059 0004 0060 0005	0062 0006 0063 0007 0064 0008	0065 0009 0067 000A		0071 000D 0072 000E 0074 000F		0078 0012 0079 0013 0080 0014	00082 0000	0001 000E	0087 0087	0089 0002 1F05 0090 0003 2B75 0091 0004 1EFD	0093 0093 0094 0006 0889	0096 0007 62F1 0097 0008 26DB 0098 0009 62ED	0100 000A FEF7 0101 000B 90EE	0103 000C 000A 0104 000D 01F3 0105	000E	0108 000F 7E01 0109 0010 5014	0111 0011 7011 0112 0012 710B 0113 0013 7E0D
20:43:59 08-29-85 PAGE 0001	**************************************	H UBSECTIONS	s	BAND 2	2.75000 5.00000 0.00000	0.05514 -25.17089			.>	z b 12	z b 22	0	DATA MEMORY (WORDS)	18	, i , i			
PC2.1 84.107 20	FOURTH-ORDER IIR ELIPTIC LOWPASS FILTER	CASCADE STRUCTURE WITH SECOND-ORDER DIRECT-FORM II SUBSECTIONS	FILTER CHARACTERISTICS	BAND 1	0.00000 2.50000 1.00000	0.05617	FILTER STRUCTURE	(3)	-0<	, a v z	2 - 25 - C		PROGRAM MEMORY DATA MEMORY (WORDS)	27	ALIZATION)	***************************************		
32010 FAMILY MACRO ASSEMBLER	**************************************	CASC SECOND-ORDEF	FILTER CHARGEAMPLING POPULIPMENT = 10 FH7		LOWER BAND EDGE UPPER BAND EDGE NOMINAL GAIN	MAXIMUM RIPPLE RIPPLE IN DB	ii.		01	a v z b 11 11 11 11 11 11 11 11 11 11 11 11 1	a v z b 21 21 21		EXECUTION TIME (MICROSECONDS)	5.4	(EXCLUDING I/O AND INITIALIZATION)	*****	'IIR4CAS'	EQU 1
PAMILY M	*		ď	Š	id id	RIE			0<0		,_, _,		CYCLES	27	(EXCLUI	****	* IDJ	= 2
32010	****	* * * *	* * * *	* * *	* * * *	* * *	* * *	* *	* * •	* * *	* * * *		****	* * *	* * *	* *		
																	0000	00001

PC2.1 84.107 20:43:59 08-29-85 PAGE 0004			* FINISHED SECOND CASCADE SECTION * AND FILTER OUTPUT THE FILTER RESPONSE y(n) *	GO GET THE NEXT POINT *									
32010 FAMILY MACRO ASSEMBLER	ZAC MPY B22	LTD D2NM1 MPY 812 LTD D2N MPY 802 APAC	SACH YN,1	B WAIT	O.								
IIR4CAS 32010 PAMIL	0168 003A 7F89 ** 0169 003A 7F89 ** 0170 ** 0171 003B 6D0D ** 0172	01/3 003C 6801 01/4 003D 6D0C * 01/5 003E 6800 01/7 003F 6D0B * 01/9 0040 7F8F *	0181 0041 5912 0182 * 0183 * 0184 0042 4A12	0185 0043 F900 * 0186 0044 0022 * 0187	NO ERRORS, NO WARNINGS								
.ER PC2.1 84.107 20:43:59 08-29-85 PAGE 0003	* MEMORY TO DATA MEMORY *	* THIS SECTION SETS THE * * INITIAL STATE OF THE * * FILTER TO ZERO	* INITIALIZATION OF ANALOG * * INTERFACE BOARD * BYO BYN COST OF WARMY OF	* NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN * * START FIRST CASCADE SECTION *	* d (n-1) * a *	:				* FINISHED FIRST CASCADE SECTION * * START SECOND CASCADE SECTION *	* d (n-1) * a * 2 12	
32010 FAMILY MACRO ASSEMBLER	ND LARP ARO TBLR *-,AR1 SUB ONE BANZ LOAD	ZAC SACL DZN SACL DZNMI SACL DZNMZ SACL DIN SACL DINMI	OUT CLOCK, PAI		PT IN XN, PA2 LAC XN, 15	LT DINMI MPY All	LTA DINM2 MPY A21	APAC SACH DIN, 1	ZAC MPY B21	LTD DINMI MPY BII	LTD DIN MPY B01	LTA D2NM1 MPY A12 LTA D2NM2 MPY A22	APAC SACH D2N,1
IIR4CAS 32010 FA	0114 0014 6880 LOAD 0115 0015 6791 0116 0016 1014 0117 0017 F400	0119 0019 7F89 0120 0015 5000 0121 0018 5000 0122 0012 5002 5003 0124 001E 5004 0125 001F 5005	0020	0023 0026 0024 F900 0025 0022	0133 0026 4213 NXTPT 0134 * 0135 0027 2F13	0136 0137 0028 6A04 0138 0029 6D09 0139	0140 002A 6C05 0141 002B 6D0A 0142 **	0143 002C 7F8F 0144 ** 0145 002D 5903	0146 0147 002E 7F89 0148 0149 002F 6D08	0150 0151 0030 6804 0152 0031 6007 0153	0154 0032 6803 0155 0033 6D06 0156 **	0158 ** 0159 0034 6C01 0160 0035 6D0E ** 0161 0036 6C02 0163 0037 6D0F	0164 *** 0165 0038 7F8F ** 0166 *** 0167 0039 5900



LER PC2.1 84.107 20:45:18 08-29-85 PAGE 0004			* FINISHED FIRST PARALLEL SECTION *	* START SECOND PARALLEL SECTION *	* * * (C-2) ***	2 2 22			•						* PINISHED SECOND PARALLEL SECTION *	* AND FINISHED FILTER *	* OUTPUT THE FILTER RESPONSE y(n) *	* GO GET THE NEXT POINT *									
32010 FAMILY MACRO ASSEMBLER	MPY G01	APAC	SACH P1,1	LAC XN, 15	LT D2NM2	LTD DZNM1	APAC	SACH D2N,1	LAC P1,15	MPY G12	LTD D2N	MPY G02	LTA C		SACH VN.		OUT YN, PA2	B WAIT	END								
IIR4PAR 32010 FAMIL	0168 0030 6D06 0169 *	0170 0031 7F8F	0172 0032 5914	0173 * * * * * * * * * * * * * * * * * * *	0175 0034 6A02		0038	0184 0039 5900	0185 0186 003A 2F14	0187 0188 003B 6D0B	0189 **		0193 003E 6C0E	0040			0201 0042 4A11	0203 0043 F900 0003 0044 0021	0204 *	NO ERRORS, NO WARNINGS							
	* -0.008080 * * -0.867723 *	* 0 699476 *		* SAMPLING RATE OF 10 KHZ *		* CONTENT OF ONE IS 1 *	* THIS SECTION OF CODE LOADS * * THE PILTER COEFFICIENTS AND * * OTHER VALUES FROM PROGRAM *	* MEMORY TO DATA MEMORY *			* THIS SECTION SETS THE *	* INITIAL STATE OF THE * * FILTER TO ZERO *			* INITIALIZATION OF ANALOG *	* INTERFACE BOARD *	* BIO PIN GOES LOW WHEN A *	* NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN *	* START FIRST PARALLEL SECTION *	* d (n-2) * a *	17 1					
	DATA >FEF7 DATA >90EE	DATA >5988	3	DATA >000A DATA >01F3	LDPK 0	LACK 1 SACL ONE	LARK ARD, CLOCK LARK ARI, 10 LACK SMP	LARP ARO	SUB ONE	DANZ LUAD	ZAC	SACL D2N	SACL D2NM2 SACL D1N	SACL DINMI SACL DINM2	OHT MODE PAO	OUT CLOCK, PA1	BIOZ NXTPT	B WAIT	IN XN, PA2	LAC XN,15	LT DINM2 MPY A21	LTD DINMI MPY All	APAC	SACH DIN,1	ZAC	MPY G11	LTD DIN
32010 FAMILY	CA12 CA22	* ر		SMP *	START			LOAD									WAIT		* NXTPT								
¥	0114 0008 FEF7 0115 0009 90EE			0119 000B 000A 0120 000C 01F3	0122 000D 6E00 0123	0124 000E 7E01 0125 000F 5013	0127 0010 7010 0128 0011 710A 0129 0012 750C	0013	0015	0017	0018	0019 001A	001B	0140 001D 5004 0141 001E 5005	00 I P	0144 0020 4910	0021	0022 0023 0147 0023 F900 0024 0021	0025	0150 0151 0026 2F12	0152 0153 0027 6A05 0154 0028 6D09	0156 0029 6B04 0157 002A 6D08	0158 0159 002B 7F8F	0161 002C 5903	0162 0163 002D 7F89	0165 002E 6D07	0167 002F 6B03