

*TMS320 DSP  
DESIGNER'S NOTEBOOK*

# ***Shared Memory Interface with a TMS320C5x DSP***

---

---

---

*APPLICATION BRIEF: SPRA259*

*Joe George  
Digital Signal Processing Products  
Semiconductor Group*

*Texas Instruments  
May 1994*



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

## CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	<a href="mailto:dsph@ti.com">dsph@ti.com</a>

## Contents

Abstract.....	7
Design Problem .....	8
Solution .....	8

## Figures

Figure 1. Efficient Shared Memory Example .....	8
---	---

# Shared Memory Interface with a TMS320C5x DSP



## Abstract

This document discusses how to efficiently share memory with a DSP and a host without needing expensive dual-port RAMs. It includes a block diagram and a discussion of the bus arbitration issues.




## Design Problem

How do I efficiently share memory with a DSP and a host without needing expensive dual-port RAMs?

## Solution

Various issues should be considered when implementing a shared-memory scheme with the TMS320C5x. Figure 6-14 and Figure 6-15 in the TMS320C5x User's Guide shows the use of /HOLD and /HOLDA and READY for this purpose. If a no decode interface is desired (see Designer's Notebook page #45), then the SRAMs used should have two chip selects, one for the DSP and the other for the device with which it is sharing memory. In the case of decoded memories, only one select is needed. This means that the accesses must be enabled/disabled from either DSP or the other device, allowing a quasi-dual-port memory scheme sharing one address bus. Figure 1 shows an example of a TMS320C5x and other processor shared-memory scheme. Even though the TMS320C5x is usually on the bus, the other processor has priority over the memory. The TMS320C5x needs to get off the bus before the other processor can access it.

Figure 1. Efficient Shared Memory Example



### Bus Arbitration

Bus arbitration schemes can be a difficult problem. In this case, if it is desired to make the other processor have priority over the shared memory, the /HOLD and /HOLDA and READY operation of the DSP can cause a locked state in a worst-case situation. Thus any arbitration logic should be designed around this and various features could be added to optimize arbitrating operation.



---

/HOLD is the signal that is used by the other device to request the memory bus from the TMS320C5x. /HOLDA is used by the TMS320C5x to grant the use of the memory bus to the other device. For example, after the bus arbiter asserts /HOLD, the TMS320C5x asserts /HOLDA in response to the asserted /HOLD signal to acknowledge that it is not using the bus. If the TMS320C5x is on the bus, it completes its current access before it releases the bus and asserts /HOLDA. One important note is the possibility of /HOLDA taking longer than the other device can wait. Thus a “timeout” should be woven into the arbitration logic. /HOLDA delay is possible if long wait states are used, especially if the DSP clock has been slowed considerably (/HOLDA remains static when clocks are shut off). Also, if the DSP is executing a long RPT instruction, /HOLDA will be delayed.

Another issue involves READY signal behavior in the /HOLD mode. READY is a TMS320C5x input signal that is used to extend a memory bus cycle (add hardware wait states). The arbitration logic must supply the READY low signal if the TMS320C5x external memory transaction cannot be completed in the current cycle. But if the DSP tries to access the shared memory at the same time as the other processor requests the bus and READY has been asserted low by the logic to keep the DSP off, /HOLDA may not be returned because the DSP bus cycle has not completed. Thus it is important that READY is not asserted until /HOLDA is returned. The disadvantage is that the other processor loses absolute priority over the bus.