

TMS320 DSP

DESIGNER'S NOTEBOOK

***Viewing TMS320C8x Register Bit
Fields and Memory-Mapped
Registers in the HLL Debugger***

APPLICATION BRIEF: SPRA265

Leor Brenman

Digital Signal Processing Products

Semiconductor Group

Texas Instruments

February 1996



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

Contents

Abstract.....	7
Design Problem.....	8
Solution.....	8

Tables

Table 1. Files Included in the Archive File.....	10
---	-----------

Viewing TMS320C8x Register Bit Fields and Memory-Mapped Registers in the HLL Debugger

Abstract

This document describes how to observe TMS320C8x register bit fields in the 'C8x HLL debugger.



Design Problem

How can I observe 'C8x register bit fields in the 'C8x HLL debugger? As an example, the MP configuration register, CONFIG, contains the four-bit “type” bit field in bit locations 12 through 15. This field indicates the number of PPs on the particular 'C8x device.

Solution

This document is based on Designer's Notebook Page, Accessing Status and Control Fields and I/O Ports in the TMS320Cxx HLL Debugger, but differs enough in actual content and has unique files associated with it to warrant a separate Designer's Notebook page.

Many of the 'C8x registers have individual bit fields. While the 'C8x HLL debugger displays the register values in the CPU register window of the HLL debugger it is not always convenient to view the bit fields in this window. Also, some of the 'C8x registers, such as the VC and TC registers, are memory-mapped, and these are not displayed in the CPU register window.

The 'C8x HLL debugger does not support access of register bit fields and memory-mapped registers natively. However, the 'C8x HLL debugger does have several features that can help display desired field(s) and memory-mapped register in an easy-to-observe manner. One is the WATCH window and watch command, `wa`. To view the “type” field of the CONFIG register enter the following command in the command window of the MP debugger:

```
wa (CONFIG>>12)&0xf , type , x
```

The watch window will display the word “type” followed by a hexadecimal value that represents bits 12 through 15 of the MP CONFIG register. Omit the `, x` to display this value in decimal.

The 'C8x contains several memory-mapped register such as the TC and VC control and status registers. To view a memory-mapped register, such as the TC register REFCNTL located in memory at address: 0x01820000, enter the following command in the command window of the MP debugger:

```
wa (*(0x01820000)>>00)&0xffffffff , REFCNTL , x
```

The watch window will display the word “REFCNTL” followed by the hexadecimal value that represents the 32 bits at location 0x01820000. REFCNTL is made up of two 16-bit registers, REFRATE and RPARLD. By masking off the correct lower and upper half words of REFCNTL, you can observe these two registers as follows:

```
wa (*(0x01820000)>>00)&0x0000ffff , REFRATE , x
wa (*(0x01820000)>>16)&0x0000ffff , RPARLD , x
```



These examples are specific to the 'C8x, but can be easily adapted for any other generation of TMS320 DSPs. To avoid having to rewrite these expressions with each debugger session, these expressions can be stored in a take file (see the debugger manual for information on take files). For example, several watch commands to view PP condition flags, stored as bit fields in the status register, `sr`, can be placed in a file, `PPstatus.cmd`, as follows:

```
; Filename: PPstatus.cmd
; PP Status register: sr
wa (sr>28)&0x01,Z (Zero):
wa (sr>29)&0x01,V (Overflow):
wa (sr>30)&0x01,C (Carry):
wa (sr>31)&0x01,N (Negative):
```

Enter the following command from the PP debugger command window to display the status codes:

```
take PPstatus.cmd
```

Refer to Designer's Notebook Page, Accessing Status and Control Fields and I/O Ports in the TMS320Cxx HLL Debugger, for information on how to create aliases to view, watch, and modify bit fields of registers and memory-mapped registers.

The BBS archive file, `HLLREGS.EXE`, contains two sets of take files, one set for the PP and one set for the MP. Each take file contains watch commands to display the bit fields of a particular register. After these files have been downloaded, add the path to the directory that contains these files to the `D_DIR` environment variable. By doing so, these files can be "take"-en regardless of which directory the debugger is invoked from. Table 1 summarizes the files that are included in the archive file.



Table 1. Files Included in the Archive File

Processor	Filename	Register
PP	PPcomm.cmd	comm
PP	Ppcondfl.cmd	PP PPcondfl.cmd sr, condition flags only
PP	PPd0.cmd	PP PPd0.cmd d0, for EALU ops
PP	PPinten.cmd	PP PPinten.cmd inten
PP	PPintrgs.cmd	PP PPintrgs.cmd inten and intflg
PP	PPintflg.cmd	PP PPintflg.cmd intflg
PP	PPlctl.cmd	PP PPlctl.cmd lctl
PP	PPstatusc.cmd	PP PPstatus.cmd sr
MP	MPconfig.cmd	MP MPconfig.cmd config
MP	MPemurgs.cmd	MP MPemurgs.cmd ecomcntl, anastat, brk1, brk2 (XDS510 only)
MP	MPfltop.cmd	MP MPfltop.cmd fltop
MP	MPfltag.cmd	MP MPfltag.cmd fltag
MP	MPfpst.cmd	MP MPfpst.cmd fpst
MP	MPie.cmd	MP MPie.cmd ie
MP	MPintrgs.cmd	MP MPintrgs.cmd ie, intpen
MP	MPintpen.cmd	MP MPintpen.cmd intpen
MP	MPmftrgs.cmd	MP MPmftrgs.cmd fltop, fltag, fltadr, fltdth, fltdtl
MP	MPpktreq.cmd	MP MPpktreq.cmd pktreq
MP	MPpperr.cmd	MP MPpperr.cmd pperror
MP	MPtcregs.cmd	MP MPtcregs.cmd All TC registers
MP	MPvcfrgs.cmd	MP MPvcfrgs.cmd All VC frame timer registers
MP	MPvcstrgs.cmd	MP MPvcstrgs.cmd All VC SRT registers