

C6000 Applications

TMS320C6000 Integer Division

Yao-Ting Cheng

ABSTRACT

This application report gives an explanation on the implementation of division in the TMS320C6x[™] DSP. The scheme is slightly different from the TMS320C5x[™] and TMS320C54x[™] DSPs. That is because C6x[™] provides some unique instructions that the user can take advantage of to implement division more efficiently. This application report also lists the fully optimized assembly subroutine that can be found in TI's public web site.

Contents

1	Design Problem	1				
2	Solution	1				
	List of Examples					

Example 1.	Unsigned Division Subroutine	6
Example 2.	Signed Division Subroutine	8

1 Design Problem

How to implement division in C6x?

2 Solution

This application report gives an explanation on the implementation of division in C6x. The scheme is slightly different from the C5x[™] and C54x[™]. That is because C6x provides some unique instructions that the user can take advantage of to implement division more efficiently. This application report also lists the fully optimized assembly subroutine that can be found in TI's public web site.

Since division is a rare function in DSP, the C6x does not provide a single cycle divide instruction. In fact, the hardware to implement division is expensive. Similar to the other Texas Instruments DSP family, C6x does have a single cycle 1-bit divide instruction: conditional subtraction or SUBC. Let's review how it works in C5x/C54x first. The syntax is "SUBC src" and the action taken by SUBC in C5x/C54x is

```
IF ((ACC-(src<<15))>= 0)
((ACC-(src<<15)))<<1+1 \rightarrow ACC
ELSE ACC<<1 \rightarrow ACC
```

The 16-bit numerator is stored in the accumulator low byte (ACCL) and the accumulator high byte (ACCH) is zero-filled. The denominator (src) is in data memory. The SUBC instruction is executed 16 times for 16-bit division. After completion of the last SUBC instruction, the quotient of the division is in the ACCL and the remainder is in the ACCH. The SUBC instruction assumes that the denominator and the numerator are both positive. The denominator is not sign extended. The numerator, in the ACCL, must initially be positive and must remain positive following the ACC shift, which occur in the first portion of the SUBC execution.



TMS320C6x, TMS320C5x, TMS320C54x, C6x, C5x, and C54x are trademarks of Texas Instruments.

As an example, assume a 4-bits machine is used. The numerator is decimal 11 (1011b), which is in the 8-bit ACC. The denominator is 3 (0011b) in the memory. Apparently, four SUBC need to be calculated since it shift denominator left 3 bits at the very beginning.

1. 1st SUBC:

```
Ω
           0001 1000 0000 1011
                       0000 0000
                      0000 1011
   src<<3 0001 1000
   Since
           ACC < (src < 3)
           ACC<<1 \rightarrow ACC 0001 0110
   So
2. 2nd SUBC:
                               00
           0001 1000 0001 0110
                       0000 0000
                       0001 0110
   src<<3 0001 1000
           ACC < (src < 3)
   Since
           ACC<<1 \rightarrow ACC 0010 1100
   So
3. 3rd SUBC:
                             001
           0001 1000 0010 1100
                       0001 1000
                      0001 0100
   src<<3 0001 1000
   Since
           ACC > (src << 3)
           (ACC-(src1<<3))<<1+1 \rightarrow ACC 0010 1001
   So
4. 4th SUBC:
                            0011
           0001 1000 0010 1001
                       0001 1000
                       0001 0001
```

src<<3 0001 1000
Since ACC > (src<<3)
So (ACC-(src1<<3))<<1+1 → ACC 0010 0011</pre>

For each left shift by SUBC, the quotient is recorded in the LSB of ACC. The remainder is calculated at the last subtraction. The number illustrated in red color above shows the numerator is conditional subtracted by the pre-shifted denominator and then the result is shifted left. Therefore the quotient is 3 (0011b) and the remainder is 2 (0010b) after the final shift is performed.

This is how to do it by hand:

$$\begin{array}{c|c} 011 & \leftarrow \text{Quotient} \\ 11 & 1011 \\ \hline 00 & \leftarrow 1^{\text{st}} \text{ SUBC} \\ \hline 101 & \\ 11 & \leftarrow 2^{\text{nd}} \text{ SUBC} \\ \hline 101 & \\ 11 & \leftarrow 3^{\text{rd}} \text{ SUBC} \\ \hline 10 & \\ \end{array}$$

Denominator 11 is not to 10 for the first SUBC, so a conditional subtraction is performed. That is to shift denominator right one bit and do the SUBC again. This time 11 is to 101 so that a subtraction is taken and the result becomes the new nominator. Then shift the denominator right one bit again to do the third SUBC to get the final result. Can you tell the difference between the two divisions? In the case of SUBC in C5x/C54x, you need to execute SUBC exactly 4 times. In the case of hand division, you need only SUBC 3 times. You also need to shift denominator right totally two times during the process to complete the division. But, why? That is because denominator is shifted left two bits instead of three bits in C5x/C54x and therefore aligned to numerator. SUB needs to be done "shift" plus one times. How does SUBC work in C6x? Similar to C5x/C54x, instead of right shift denominator for subtraction during the division, numerator is shifted left. The syntax of SUBC in C6x is "SUBC" (.unit) src1, src2, dst" and its action is

```
IF (cond) {
			IF (src1 >= src2)
				((src1-src2)<<1)+1 \rightarrow dst
			ELSE src1<<1 \rightarrow dst
	}
	ELSE nop
```

Look at the previous example again to see how SUBC works in C6x. Assume numerator is in src1 and denominator is aligned to numerator and it is put in src2. Also let dst be src1.

1. 1st SUBC

		0		
	1100	1011		
		0000		
		1011		
Since	src1<	src2		
So	src1<	<1 \rightarrow	ds	t
srcl	= (101	1)<<1	=	10110



2. 2nd SUBC

```
\begin{array}{c} 01\\ 1100 10110\\ \underline{1100}\\ 1010\\ \end{array}
Since src1 >= src2
So (src1-src2)<<1)+1 \rightarrow dst
src1 = (1010)<<1+1 = 10101
```

3. 3rd SUBC

```
\begin{array}{c|c} 011\\ 1100 & 10101\\ \underline{1100}\\ 1001 \\ \end{array}
Since src1 >= src2
So (src1-src2)<<1)+1 \rightarrow dst
src1 = (1001)<<1+1 = 10011 \\ \end{array}
```

Notice that the quotient is preserved in the last three bits of dst. The remainder is calculated at the last subtraction in red number, which is the same as hand division. The above simplified derivation shows SUBC in C6x works more efficiently based the assumption of denominator aligned. Then, how many bits of left shift is needed in order to align denominator? Actually, C6x provides a very useful instruction "LMBD" to test it. Simply use C intrinsic _LMBD as

```
Shift = _LMBD(1,denominator) - _LMBD(1,numerator).
```

The syntax of assembly LMBD is "LMBD (.unit) src1, src2, dst". The LSB of the src1 operand determines whether to search for a leftmost 1 or 0 in src2. The number of bits to the left of the first 1 or 0 when searching for a 1 or 0, respectively, is placed in dst. Finally, with testing some special cases such as divide by zero, here is the unsigned division algorithm in C.

If a remainder is required, simply shift "num" right (shift+1) bits to get the result. Now, how to implement a signed division. Actually, there are lots of ways to do it. Compare the signs of the input operands. If they are alike, plan a positive quotient, otherwise plan to negate the quotient. We can strip the signs of the numerator and denominator just by shifting their MSB bit right to the position of LSB. Then XOR them to get the sign for quotient. Perform the unsigned division and attach the proper sign based on the comparison of the inputs to the quotient. A signed division C subroutine for C6x is listed as below.

```
int sdiv(int num, int den)
ł
    int i, shift, sign;
    sign = (num>>31) ^ (den>>31); /* test the sign of inputs */
   num = _abs(num);
    den = _abs(den);
    if (den > num) return (0);
    if (num == 0) return (0);
    if (den == 0) return (-1);
    shift = _lmbd(1, den) - _lmbd(1, num);
                                   /* align denominator */
    den <<= shift;</pre>
    for (i=0; i<=shift; i++)</pre>
        num = subc(num, den);
    num = _extu(num, (32-(shift+1)), ((32-(shift+1)));
                                    /* unsigned extraction */
    if (sign) return (-num); /* attach sign back to quotient */
    else return (num);
}
```

Finally, the fully hand-optimized codes for both signed and unsigned divisions are listed below. They also can be found in the web site from Texas Instruments. For a 32-bit unsigned division, the cycle time C6x takes is around 18~42 depending on how many bits the denominator needs to be aligned. For a 32-bit signed division, C6x takes 16~41 cycles that is less than unsigned division. It is because the sign bit is exclusive in the process of the bit alignment for sign division. Actually, the division function _divi or _divu and remainder function _remi are automatically called from C6x C library when the user uses the operator "/" and "%" respectively. The cycles will be a little bit more than that of the following hand-optimized subroutines. Also notice that the division and remainder are two separate operations for C6x C compiler. The subroutine listed below returns the quotient and remainder in a structure and can be called by a C main program.



Example 1. Unsigned Division Subroutine

```
*______
       TEXAS INSTRUMENTS, INC.
*
       DIVMODU32 (32 bits unsigned division and modulo)
*
       Revision Date: 07/15/97
*
*
       USAGE
*
               This routine is C Callable and can be called as:
*
*
               struct divmodu divmodu32(unsigned int a, unsigned int b);
*
               a --- unsigned numerator
*
               b --- unsigned denominator
*
*
               If routine is not to be used as a C callable function then
*
               you need to initialize values for all of the values passed
*
               as these are assumed to be in registers as defined by the
*
               calling convention of the compiler, (refer to the C compiler
*
               reference guide).
*
*
       C CODE
*
               This is the C equivalent of the assembly code. Note that
*
               the assembly code is hand optimized and restrictions may
*
               apply.
*
*
               struct divmodu {
    unsigned int div;
*
*
*
                      unsigned int mod;
*
               };
*
*
               struct divmodu divmodu32(unsigned int a, unsigned int b)
*
*
                      struct divmodu tmp;
*
*
                      tmp.div = a / b;
                      tmp.mod = a % b;
*
                      return tmp;
*
               }
*
*
       DESCRIPTION
*
               This routine divides two unsigned 32 bit values and returns
*
               their quotient and remainder. The inputs are unsigned 32-bit
*
               numbers, and the result is a unsigned 32-bit number.
       TECHNIQUE
               The loop is executed at least 6 times. In the loop, the
               conditional subtract divide step (SUBC) is block from doing
*
*
               extraneous executions. In short, the SUBC instruction
*
               is conditional and will not necessarily be executed.
*
*
       MEMORY NOTE
              No memory bank hits under any conditions.
       CYCLES
               Minimum execution time -> 18 cycles
               Maximum execution time -> 42 cvcles
*______
```

.global _divmodu32 .text

_divmodu32:

*** BEG	IN Bench •	mark Ti	ming ***			
B_SIARI	т мрр	T OV	1	7.4	1 כד	\cdot mag num = $lmbd(1 num)$
11		. LZA T 1 V	⊥, 1	A4, D/		$i \mod \frac{1}{2}$
		. LIA	⊥, 20	р ч , хо	AL	$i \text{ mag_den} = \text{ mbd}(1, \text{ den})$
		.51 D1	34, 70	AU		i const sz
	ABRO	.DI T 1 V		7.4	7.1	$; IIISL_{dIV} = I$
1.1	CMPGIU	.LLA	В4, ъ1	A4,	AL DO	; zero = (den > num)
	SUB	.LZA	AL,	BI, DE	BO	, I = mag_den - mag_num
		.DI	A4, 1	AC NO		, save num ; if (num22) fingt din - 1
[;bt]	MVK	.SI	⊥, D4	Að	D 4	; II ($\pi u \pi 32$) IIrst_ $a IV = I$
	SHL	.52	B4, D0	BU, 1	B4 D0	, den <<= 1
[[BT]	ADD	.DZ	BU,	⊥, ⊅C	BO	; 11 (!num32) 1++
		T 037	BU,	A6	ъЭ	· at _ data > arm
1.1	CMPGIU	. LZA	В4, ло	A4,	BZ	i g c = den > num
	SUB	.LIX	AU,	в0,	AU 7 O	i qs = 32 - 1
	SHL	.51	A8,	Аб,	A8	; Ilrst_div <<= 1
	B	.SZ	LOOP	0	50	i
[BT]	MPY	.MZ	ΒZ,	υ,	BZ	i num32 && gt
	ADD	.LIX	υ,	BU,	AZ	
	MV	.DZ	ΒZ,	BT	7.0	; !(num32 && !gt)
[B7]	SHRU	.SI	A8,	⊥,	A8	; IIrst_div >>= 1
	B	.52	LOOP	1	54	
	SHRU	.52	В4,	⊥, 	B4	; 11 (num32 && gt) den >> 1
[:BT]	SUB	.LIX	A4,	в4,	A4	; 11 (num32 && !gt) num -= den
[[[B0]	SUB	.DZ	в0,	⊥,	BO	; 1
	В	.SI	LOOP	-	- 1	
[!B1]	SHRU	.S2	в4,	1,	B4	; if (num32 && !gt) den >> 1
[B2]	SUB	.LIX	A4,	в4,	A4	; if (num32 && gt) num -= den
	CMPLT	.L2	в0,	6,	B2	; check for neg. loop counter
	SUB	.D2	в0,	6,	B1	; generate loop counter
	В	.Sl	LOOP			;
[B2]	ZERO	.L2	Bl			; zero negative loop counter
[A2]	SUBC	.LlX	A4,	В4,	A4	; num = subc(num, den)
	В	.S2	LOOP			;
LOOP:						
[B0]	SUBC	.L1X	A4,	в4,	A4	; num = subc(num, den)
[B0]	SUB	.L2	в0,	1,	в0	; i
[B1]	SUB	.D2	в1,	1,	В1	; i
[B1]	В	.S1	LOOP			; for
;end of	LOOP					
	ADD	.L2	A3,	4,	В7	; address for mod result
[!A1]	SHL	.Sl	A4,	A0,	Аб	; q = num << qs
[A1]	MPY	.M1	Ο,	Аб,	Аб	; if (zero) q = zero
	В	.S2	в3			
[!A1]	SHRU	.Sl	Аб,	A0,	Аб	; q = num >> qs
[A1]	MV	.L1	A5,	A2		; if (zero) mod = num
	MV		A8,	в5		;
	ADD	.L2X	Аб,	в5,	В8	i
[!A1]	SHRU	.S1	A4,	A2,	A2	; $mod = n >> ms$
	STW	.Dl	в8,	*A3++		; c[2 * i] = q
	STW	.D2	A2,	*B7++		; c[2 * i + 1] = mod
B_END:						

*** END Benchmark Timing ***

NOP 2



Example 2. Signed Division Subroutine

```
*_____
       TEXAS INSTRUMENTS, INC.
*
*
       DIVMOD32 (signed division)
*
       Revision Date: 07/09/97
*
       USAGE
              This routine is C Callable and can be called as:
*
              struct divmod divmod32(int a, int b);
              a --- numerator
              b --- denominator
*
*
*
              If routine is not to be used as a C callable function then
*
              you need to initialize values for all of the values passed
*
              as these are assumed to be in registers as defined by the
*
              calling convention of the compiler, (refer to the C compiler
*
              reference guide).
*
       C CODE
*
              This is the C equivalent of the assembly code. Note that
*
              the assembly code is hand optimized and restrictions may
*
              apply.
*
*
              struct divmod {
*
                      int div;
*
                      int mod;
*
              };
*
              struct divmod divmod32(int a, int b)
*
*
                      struct divmod tmp;
*
*
                      tmp.div = a / b;
*
                      tmp.mod = a % b;
                      return tmp;
*
               }
*
*
       DESCRIPTION
*
              This routine divides two 32 bit values and returns their
              quotient and remainder. The inputs are 32-bit numbers, and
*
*
              the result is a 32-bit number.
       TECHNIOUE
              The loop is executed at least 6 times. In the loop, the
              conditional subtract divide step (SUBC) is block from doing
*
              extraneous executions. In short, the SUBC instruction
*
              is conditional and will not necessarily be executed.
*
*
*
       MEMORY NOTE
              No memory bank hits under any conditions.
       CYCLES
              Minimum execution time -> 16 cycles
              Maximum execution time -> 41 cycles
*______
```

	.global .text	_divmod	32			
_divmod3	32:					
*** BEGI B START	IN Benchm :	nark Tim	ing ***			
 [A1] [B1]	SHRU CMPLT MV NEG NEG MPY MPY B	.S1 .L2 .D1 .L1 .S2 .M1 .M2 .S1	A4, B4, A4, A4, B4, -1, -1, LOOP	31, 0, A5 A4 B4 A1, B1,	A1 B1 A6 B9	<pre>; neg_num = num < 0 ; neg_den = den < 0 ; copy num ; abs_num = abs(num) ; abs_den = abs(den) ; copy neg_num ; copy neg_den ;</pre>
	NORM NORM B	.L1 .L2 .S1	A4, B4, LOOP	A2 B2		<pre>; mag_num = norm(abs_num) ; mag_den = norm(abs_den) ;</pre>
	ADD CMPGTU SUB MVK B	.S2X .L1X .L2X .S1 S2	A3, B4, B2, 31,	4, A4, A2, A0	B8 A1 B0	<pre>; address for mod result ; zero = (abs_den > abs_num) ; i = mag_den - mag_num ;</pre>
	SHL CMPLT SUB SUB B	.52 .52 .L2 .D2 .L1X .S1	B0, B0, A0, LOOP	B0, 6, 6, B0,	B4 B2 B1 A0	; abs_den <<= i ; check for neg. loop counter ; generate loop counter ; qs = 31 - i ;
[B2]	ZERO SUBC ADD B	.L2 .L1X .D2 .S2	B1 A4, 1, LOOP	В4, В0,	A4 B2	<pre>; zero negative loop counter ; abs_num=subc(abs_num, abs_den); ; ms = i + 1 ;</pre>
LOOP:						
[B0] [B0] [B1] [B1]	SUBC SUB SUB B	.L1X .L2 .D2 .S1	A4, B0, B1, LOOP	B4, 1, 1,	A4 B0 B1	<pre>; abs_num=subc(abs_num, abs_den; ; i; ; i; for</pre>
[!A1] [!A1] [A1] [A1] [A1] [A1] [A1] [A2] [A1]	SHRU SHL MPY XOR SHRU MV ZERO NEG B STW STW	.S2X .S1 .M1 .L1X .S1 .L2X .L1 .L1 .L2 .S2 .D1 D2	A4, A4, 0, A6, A4, A5, A6, A1 A4, B1, B3 A4, B1, B1	B2, A0, A4, B9, A0, B1 A1 A4 B1 *A3++ *B8++	B1 A4 A2 A4	<pre>; mod = n >> ms ; q = abs_num << qs ; if (zero) q = zero ; neg_q = neg_num ^ neg_den ; q = abs_num >> qs ; if (zero) mod = num ; \ neg_mod = !zero && neg_num ; / ; if (neg_q) q = -q ; if (neg_mod) mod = -mod ; return ; c[2 * i] = c_tmp.div ; c[2 * i + 1] = c_tmp_mod</pre>
B_END: *** END	Benchmar	k Timin	g ***	-		

NOP 4

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated