

TMS320TCI6488 SERDES Implementation Guidelines

Matthew Webster

ABSTRACT

This document contains implementation instructions for the three serializer/deserializer (SERDES) based interfaces on the TMS320TCI6488 DSP device. These include the Serial RapidIO® (SRIO), antenna, and serial gigabit media independent interface (SGMII) interfaces.

Serial RapidIO is an industry-standard high-speed switched-packet interconnect. The antenna interface is compatible with two industry standards targeted at cellular base station solutions; Open Base Station Architecture Initiative (OBSAI) and Common Public Radio Interface (CPRI). SGMII is a standard used for gigabit Ethernet connections from MAC to MAC or MAC to PHY.

For each of these interfaces, physical layer data transmission utilizes analog SERDES to feed low-output-swing differential current-mode logic (CML) buffers. Proper printed circuit board (PCB) design for these interfaces resembles analog or RF design, and is very different than traditional parallel digital bus design.

Due to this analog nature of SERDES based interfaces, it is not possible to specify the interface in a traditional DSP digital interface manner. Furthermore, it is undesirable to specify the interface in terms of the raw physical requirements laid out by the industry standard specifications. Understanding these specifications and producing a compliant PCB based on the explicit and implicit requirements there demands significant time, experience, and expensive tools.

For the TCI6488 SERDES based interfaces, the approach is to reduce the specifications to a set of easy-to-follow PCB routing rules and system configurations. TI has performed the simulation and system design work to ensure the appropriate interface requirements are met. This document describes guidelines that, when followed, result in board level implementations that meet the interface requirements.

Contents

1	Prerequisites	2
2	Industry Standards Compatibility	2
3	Other Documentation	2
4	PCB Routing Rules.....	3
5	Signal Considerations.....	5

List of Figures

1	LVDS to CML Connection Basic Diagram.....	6
2	CML to LVDS Connection Basic Diagram.....	7
3	External Terminations: Receiver Has No Internal Terminations.....	7
4	External Terminations: Receiver With 100 Ω	8
5	External Terminations: Receiver With 100 Ω and Pull-Ups	8

List of Tables

1	Minimum PCB Stack Up	3
2	Minimum Trace Width.....	3

3	SERDES Receive Channel Configuration Register Settings	9
4	SERDES Transmit Channel Configuration Register Settings	10

1 Prerequisites

The goal of the TCI6488 collateral is to make system implementation easier for the customer by providing the system solution. For these SERDES based interfaces, it is not assumed that the system designer is familiar with the industry specifications, SERDES technology, or RF/Microwave PCB design. However, it is still expected that the PCB design work be supervised by a knowledgeable high-speed digital PCB designer and an assumption is made that the PCB designer is using established high-speed design rules.

2 Industry Standards Compatibility

All SERDES interfaces are configured as point-to-point connections. It is assumed that the connection is made between the TCI6488 and another device compliant to the appropriate industry standard. The list of supported standards is given below. Note that this document deals with the physical layer and, therefore, it is the electrical specifications in these standards that are relevant. For more information regarding protocol compliance, see the device-specific User Guides.

- Serial RapidIO: This is electrically compliant with Serial RapidIO specification revision 1.2
- Antenna interface (OBSAI): This is electrically compliant with the OBSAI RP3 specification version 3.0
- Antenna interface (CPRI): This is electrically compliant with the low voltage variant of the CPRI version 2.0 specification (guided by XAUI 802.3ae Clause 47).
- SGMII: This is electrically compliant with SGMII revision 1.8 with the following clarifications
 - It does not implement the separate clock signaling
 - It must be AC coupled and may require external terminations (see [Section 5.1](#))
- Electrical compatibility does not guarantee interoperability with devices.

3 Other Documentation

3.1 General

The TMS320TCI6488 Hardware Design Guide (SPRAAG5) contains information related to powering, clocking, and configuring the TCI6488.

The *High Speed DSP Systems Design Guide* ([SPRU889](#)) contains general guidance on many matters of high performance DSP system design.

The *Flip Chip Ball Grid Array Package Reference Guide* ([SPRU811](#)) provides guidance with respect to PCB design and Texas Instruments BGA packages. It contains PCB design rules, PCB assembly parameters, rework process, thermal management, troubleshooting tips plus other critical information.

3.2 Peripheral Documents

- Serial RapidIO
 - RapidIO specifications can be downloaded from the RapidIO Trade Association's web site, <http://www.rapidio.org>.
 - The *TMS320TCI648x Serial RapidIO (SRIO) User's Guide* ([SPRUE13](#)) explains the functional operation of the SRIO peripheral.

- Antenna Interface
 - OBSAI specifications can be downloaded from the OBSAI website, <http://www.obsai.com/>
 - CPRI specifications can be downloaded from the CPRI website, <http://www.cpri.info/>
 - The *TMS320TCI6487 Antenna Interface User's Guide* ([SPRUEF5](#)) explains the functional operation of the Antenna interface peripheral.
- SGMII
 - The Serial-GMII revision 1.8 specification (document number ENG-46158) is a Cisco Systems document available through Cisco Systems.
 - The *TMS320TCI648x DSP EMAC/MDIO Module Reference Guide* ([SPRUE12](#)) explains the functional operation of the EMAC peripheral.

4 PCB Routing Rules

4.1 Minimum PCB Stack up

The minimum PCB Stack up for routing the TCI6488 is considered a six-layer Stack up as described in [Table 1](#).

Table 1. Minimum PCB Stack Up

Layer	Type	Description
1	Signal	Top Routing
2	Plane	Ground
3	Plane	Split Power
4	Signal	Internal Routing
5	Plane	Ground
6	Signal	Bottom Routing

Additional layers may be added as needed. All layers with SERDES traces must be able to achieve 100 Ω differential impedance.

4.2 General Trace/Space and Via Sizes

The key concern for SERDES signal traces is to achieve 100 Ω differential impedance. This differential impedance is impacted by trace width, trace spacing, distance between planes, and dielectric material. Verify with a proper PCB manufacturing tool that the trace geometry for all SERDES traces results in exactly 100 Ω differential impedance traces.

Of secondary concern is the insertion loss caused by the traces. Due to the skin effect, wider traces have lower losses than narrower ones. Therefore, longer SERDES runs should use wider traces for lower loss. However, be aware that layers in the Stack up that are set to 100 Ω differential impedance with wider traces may be less desirable for routing other signals. [Table 2](#) shows recommendations for minimum trace width by SERDES signal run length

Table 2. Minimum Trace Width

Signal Run Length, up to	Minimum Trace Width
10 in/25 cm	4 mil/.1 mm
20 in/50 cm	6 mil/.15 mm
30 in/75 cm	8 mil/.2 mm

Standard via sizes that allow escape from a 0.8 mm pitch device can be used (i.e., 8 mil holes, 18 mil pads). Micro and/or blind/buried vias are neither required nor prohibited.

The PCB BGA pad requirements for the TCI6488 device are documented by the *Flip Chip Ball Grid Array Package Reference Guide (SPRU811)*, available at <http://www.ti.com>. The TCI6488 is a 0.8 mm ball pitch part and should follow the 0.8 mm guidelines. The PCB BGA pad requirements for the SERDES link partner device should follow its manufacturer's guidelines.

4.3 SERDES Interface Routing Requirements

The approach for specifying suitable SERDES routing breaks the physical connection down into three component pieces: receiver end, transmitter end, and interconnect. The receiver and transmitter end are the pieces closest to the packages of the connected devices. The receiver end goes from the BGA pads to the AC coupling capacitors. The transmitter end is simply the BGA escape paths for the differential pairs. The interconnect joins the receiver and transmitter ends.

4.3.1 Receiver End

For the receiver end, it is strongly desired to route the trace from the BGA pad to the capacitor pad on the top layer. This avoids a via escape between the BGA pad and the capacitor. This style of connection is possible on both Serial RapidIO ports and Antenna Interface port 0, port 1, port 2, and port 5. On the other side of the capacitor, it is recommended to via to another layer. The trace widths and separation should be altered based on the board Stack up to meet the 100 Ω differential impedance requirement. Traces may be necked down to escape the BGA, if necessary.

4.3.2 Transmitter End

The transmitter end should use standard via escapes to internal layers. Internal layers are recommended for their superior shielding characteristics. The trace widths and separation should be selected based on the board Stack up to meet the 100 Ω differential impedance requirement. Traces may be necked down to escape the BGA, if necessary.

4.3.3 Interconnect

The geometry of the traces to link the transmitter and receiver ends is determined by the placement in the target system and any board-to-board connections. The trace can be placed as required, as long as it meets the following requirements:

- Edge-coupled, matched-length (± 10 mils) differential pair
- No stubs
- Maximum trace lengths
 - AID/SRIO: No more than 30 inches (75 cm) pin-to-pin, for 8-mil (.2mm) wide traces over FR4 material
 - SGMII: No more than 20 inches (50 cm) pin-to-pin, for 6-mil (.15mm) wide traced over FR4 material
- 100 Ω differential impedance
- The areas where desired differential pair separation cannot be maintained (connections to devices or connectors) should be kept to an absolute minimum
- Do not route across splits in the neighboring reference plane
- No more than 3 sets of vias (not including via for BGA breakouts)
- Whenever possible use the majority of via length to transfer signal layers in order to avoid via stubs
- Other signals are separated by at least 2x the differential spacing
- Internal layers are strongly preferred. Avoid top and bottom layers.
- A SERDES routing place should be adjacent to a reference plane (either ground or power) and within one signal plane of a ground reference plane.
- If connectors are used, they must be of a suitable 100 Ω differential-impedance, high-speed type, and count as 1" of trace for each connector pair.
- If cabling is used, it must be of a suitable controlled-impedance type (100 Ω differential or 50 Ω single ended), and counts as 1" of trace for each 1' of cable.

- If a mid bus probe is used, it must follow both TI's and the probe manufacturer's guidelines, and counts as 2" of trace.

There is no requirement that the lengths of different differential pairs to be matched to each other.

4.3.4 Mid Bus Probe (Optional)

A mid bus probe can be used to observe traffic flowing down a link. Because the probe requires a special attachment point, it can degrade signal quality. The following rules must be observed to include a mid bus probe.

- Follow the probe manufacturer's guidelines for probe pads and layout
- If the stubs can be kept under 250 mils (6.35 mm) then connecting the probe lands as stubs to the transmission line is acceptable.
- If the stubs cannot be kept under 250 mils (6.35 mm) then the probe lands should be connected in-line with the rest of the transmission line.

4.3.5 Connectors (optional)

Any connectors used must be controlled impedance (50 Ω single ended or 100 Ω differential) and suitable for microwave transmissions. Suitable connectors are typically categorized as *backplane* type connectors. The connectors should have less than 1 dB insertion loss below 6 GHz. Some suggested connectors are:

- CN074 – AMC Connector
- Taco Z-DO
- Taco Z-PAK HM Z.

4.3.6 Cabling (optional)

Any cabling used must be controlled impedance (50 Ω single ended or 100 μ differential) and suitable for microwave transmissions. Recommended cable types are listed below.

- 50 Ω Coaxial – Commonly used with SMA connectors
 - RG142
 - RG316
 - RG178
- Infiniband – Assembled cables available in 1x and 4x widths

4.4 Power Supply Requirements

The power supply and bypassing requirements for SERDES power planes are documented as part of the TMS320TCI6488 Hardware Design Guide (SPRAAG5).

It is best to use power plane splits to connect the power supply from the filters to the pins; however, traces of at least 20 mils wide can also be used to access the inner BGA pads.

5 Signal Considerations

The detailed electrical characteristics for the SERDES I/Os are given in the data manual: *TMS320TCI6488/7 Communications Infrastructure Digital Signal Processor* ([SPRS358](#)). Due to the point-to-point connectivity and strict routing rules, it is difficult to observe the SERDES waveforms to compare with these electrical characteristics. However, as long as all factors affecting the signal waveform are properly handled it should not be necessary to observe the waveform.

Other than the routing from device to device (which is described in [Section 4](#)), the other factors impacting the signal waveforms are the terminations and several SERDES device settings, accessible by register accesses.

5.1 Terminations

All three SERDES based interfaces should be AC coupled. As long as the SERDES link partner uses CML logic, the AC-coupling capacitor is the only external termination required. For AC coupling, the recommendation is to use an 0402 or smaller 0.1 μF ceramic capacitor placed near the receiver. This should be the case for the Antenna Interface and Serial RapidIO since those standards call for CML signals. The SGMII specification calls for low-voltage differential signaling (LVDS) so additional terminations may be required. The need for terminations is dependent on the internal terminations in the link partner device. Examples of LVDS to CML and CML to LVDS conversion are covered in [Section 5.1.1](#) and [Section 5.1.2](#), respectively.

5.1.1 LVDS to CML Example

The following is an example of an LVDS to CML connection.

- Requires AC termination because the LVDS common mode voltage is too high for the SERDES receivers
- CML receivers include 100 Ω termination needed by LVDS and include internal biasing (no external biasing needed)
- Refer to [Figure 1](#)




Figure 1. LVDS to CML Connection Basic Diagram

5.1.2 CML to LVDS Examples

The following is an example of a CML to LVDS connection.

- Requires AC termination because the common mode voltages are incompatible
- LVDS receivers require 100 Ω terminations and proper biasing.
- Some LVDS receivers include 100 Ω termination and some do not.
- Some LVDS receivers include internal biasing and some do not.
- The generic connection diagram is shown in [Figure 2](#).




Figure 2. CML to LVDS Connection Basic Diagram

- If the LVDS receiver includes the 100 Ω termination and internal biasing, there is no need for external terminations.
- If the LVDS receiver includes neither the 100 Ω or biasing, use the external terminations shown in [Figure 3](#).




Figure 3. External Terminations: Receiver Has No Internal Terminations

- If the LVDS receiver includes the 100 Ω termination but no biasing, use the external terminations shown in [Figure 4](#).




Figure 4. External Terminations: Receiver With 100 Ω

- If the LVDS receiver includes 100 Ω terminations and internal pull-ups (sometimes used for fail-safe), use the type of termination shown in [Figure 5](#). Adjust the external resistor values based on the V_{CC} and internal resistors in order to generate a bias voltage of 1.0 V to 1.2 V.




Figure 5. External Terminations: Receiver With 100 Ω and Pull-Ups

- There are other combinations that may be needed for other types of input buffers. The important factors are to make sure there is a 100 Ω impedance and a bias voltage set around 1.2 V.

5.2 Device Settings

Some of the SERDES register values should be set based on parameters from the physical PCB. Others are not dependent on the PCB, but are set based on an industry standard electrical specification. The following sections describe the recommended settings for the receivers and transmitters. Some of these settings can be adjusted based on characterization of the TCI6488. For more detailed information regarding these registers, see the device-specific User's Guide.

5.2.1 Receive Channel Configuration

Table 3 lists the recommended settings for receiver channels. These register settings are described in the peripheral User's Guide.

Table 3. SERDES Receive Channel Configuration Register Settings

Field	Description	Setting	Setting Description
EQ	Equalizer	0001	Fully Adaptive Equalization
CDR	Clock/Data Recovery	000	First Order. Sufficient for clocking schemes (asynchronous with low frequency offset)
LOS	Loss of Signal Detection	00	SRIO/SGMII: Disabled
		10	AIF: Enabled
ALIGN	Comma Alignment	01	Aligns incoming serial stream on proper 10 bit sequences.
Note: For the antenna interface in OBSAI mode, comma alignment should be disabled (0b00) after link synchronization is achieved. This is to avoid mis-alignment on K28.7 characters.			
TERM	Termination	001	Common point is 80% of VDDT. This is the appropriate setting for AC coupled lines
INVPAIR	Invert Polarity	0	Non-inverted – Use this when TXP connects to RXP and TXN connects to RXN
		1	Inverted – Use this when TXP connects to RXN and TXN connects to RXP
Note: On inverted pairs, polarity inversion can be done at the receiver end or the transmitter end, but not both			
RATE	Operating Rate	00	Full – Line rate is PLL rate
		01	Half – Line rate is ½ PLL rate
		10	Quarter – Line rate is ¼ PLL rate
Note: Refer to User Guides and TMS320TCI6488 Hardware Design Guidelines (SPRAAG5) documents for more information			
BUS-WIDTH	Bus Width	000	10-bit. All three interfaces use 10-bit character groups.

Table 3. SERDES Receive Channel Configuration Register Settings (continued)

Field	Description	Setting	Setting Description
ENRX	Enable Receiver	0	Disabled for unused lanes
		1	Enabled for active lanes

5.2.2 Transmit Channel Configuration

Table 4 lists the recommended settings for transmitter channels. These register settings are described in the peripheral User's Guide.

Table 4. SERDES Transmit Channel Configuration Register Settings

Field	Description	Setting	Setting Description
ENFTP	Enabled Fixed Phase	0	Arbitrary Phase
DE	De-emphasis	0000	0dB – Not Recommended
		0001	-0.42dB – Not Recommended
		0010	-0.87dB – Not Recommended
		0011	-1.34dB – Not Recommended
		0100	-1.83dB – Not Recommended
		0101	-2.36dB – Not Recommended
		0110	-2.92dB – Not Recommended
		0111	-3.52dB – Not Recommended
		1000	- 4.16 dB – Use for lines up to 10 inches (25cm)
		1001	- 4.86 dB – Use for lines up to 14 inches (35cm)
		1010	- 5.61 dB – Use for lines up to 18 inches (45cm)
		1011	- 6.44 dB – Use for lines up to 22 inches (55cm)
		1100	- 7.35 dB – Use for lines up to 26 inches (65cm)
		1101	- 8.38 dB – Use for lines up to 30 inches (75cm)
Note: SGMII connections beyond 20 inches are not recommended			
SWING	Output Swing	000	125 mV – Not Recommended
		001	250 mV – Not Recommended
		010	500 mV – Not Recommended
		011	625 mV – Not Recommended
		100	750 mV – Use for lines up to 10 inches (25cm)
		101	1000 mV – Use for lines up to 20 inches (50cm) – AID and SRIO
		110	1000 mV – Use for lines up to 15 inches (37cm) – SGMII
		111	1250 mV – Use for lines up to 20 inches (50cm) – SGMII
			1375 mV – Use for lines up to 30 inches (75cm)
		Note: SGMII connections beyond 20 inches are not recommended	
CM	Common Mode	1	Raised Common Mode. Helpful in preventing signal distortion at SWING amplitudes over 750 mV

Table 4. SERDES Transmit Channel Configuration Register Settings (continued)

Field	Description	Setting	Setting Description
INVPAIR	Invert Polarity	0	Non-inverted – Use when TXP connects to RXP and TXN connects to RXN
		1	Inverted – Use when TXP connects to RXN and TXN connects to RXP
<hr/> Note: NOTE: On inverted pairs, polarity inversion can be done at the receiver end or the transmitter end, but not both ends. <hr/>			
RATE	Operating Rate	00	Full – Line rate is PLL rate
		01	Half – Line rate is PLL rate
		10	Quarter – Line rate is PLL rate
<hr/> Note: Refer to User Guides and TMS320TCI6488 Hardware Design Guidelines documents for more information. <hr/>			
ENTX	Enable Transmitter	0	Disabled for unused lanes
		1	Enabled for active lanes

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated