

TMS320C6452 Power Consumption Summary

Sudharsanan Ramachandran

ABSTRACT

NOTE: PRELIMINARY DATA FOR TMX DEVICES. INFORMATION SUBJECT TO CHANGE

This application report discusses power consumption of the Texas Instruments TMS320C6452 Digital Signal Processor (DSP). Power consumption is highly application-dependent, so a spreadsheet is provided to model power consumption for your applications.

This application report contains a spreadsheet that can be downloaded from the following link:
<http://www.ti.com/lit/zip/SPRAAV3>.

NOTE: TMX devices are experimental devices that are not necessarily representative of the final device's electrical specifications.

Contents

1	Introduction	2
2	Activity-Based Models	2
3	Using the Power Estimation Spreadsheet	3
4	Using the Results	5
5	Thermal Considerations	5
6	Limitations	7
7	References	8

List of Figures

1	Heat Sink Example Information	7
---	-------------------------------------	---

List of Tables

1	Typical Activity.....	2
---	-----------------------	---

1 Introduction

To achieve good results from the spreadsheet, realistic usage parameters must be entered. The low-core voltage and other power design optimizations allow these devices to operate with industry-leading performance, while maintaining a low power-to-performance ratio.

The data presented in the accompanying spreadsheet was measured from strong units (representative of the high end of power consumption for production units); no production units have average power consumption that exceeds the spreadsheet values. Therefore, the spreadsheet values can be used for board thermal analysis and power supply design as a maximum long-term average.

NOTE: All power measurements were taken from silicon revision 1.0 units of the TMS320C6452.

Table 1 shows the typical and strong power associated with each voltage/frequency node.

Table 1. Typical Activity

Core Voltage	CPU Frequency	Process ⁽²⁾	Power at Frequency (W) ⁽¹⁾			
			Internal Logic	IO18	IO33	Total ⁽²⁾
1.2 V	900 MHz	STRONG	3.076	0.556	0.821	4.454
1.2 V	720 MHz	STRONG	2.823	0.553	0.821	4.197

⁽¹⁾ Assumes the following conditions: 100% DSP CPU utilization; (peripheral configurations, other housekeeping activities) DDR2 at 50% utilization (266 MHz), 50% writes, 32 bits, 100% bit switching, TSIPs operating at 16 Mbps with 100% utilization in 1x mode, Timer0,1 at 100% utilization, 3PSW operating at 1Gbps with 100% utilization, PCI operating at 66 MHz with 50% writes at room temp (25°C) using ZUT package.

⁽²⁾ TMX devices are experimental and are not representative of the device's final electrical specifications.

2 Activity-Based Models

TMS320C6452 power consumption can vary widely depending on how the on-chip resources are used. Thus, power consumption cannot be estimated accurately without an understanding of the components in use and the usage patterns for those components. By providing the usage parameters that describe how and what is being used, accurate consumption numbers can be obtained for power-supply and thermal analysis.

The power consumption is broken down into two major components in this application report: baseline power and activity power. This document shows you how to obtain accurate predictions through different applications with varying system requirements.

2.1 Baseline Power

Baseline power describes power that is independent of any chip activity. This includes things like static power (leakage), phased-locked loop (PLL) power, oscillator power, DDR2 DLL power, and clock tree power to various subsystem components (e.g., SCR) that cannot be turned off via the on-chip power management module. While independent of activity, baseline power is dependent on the device operating frequency, voltage, and temperature. Thus, you can affect baseline power only by changing the PLL(s) output frequency, the core voltage, or the operating temperature.

2.2 Activity Power

Activity power describes power that is consumed by the active modules of the DSP (i.e., the CPU(s), external memory interfaces (EMIFs), peripherals, etc.). Activity power is independent of temperature, but dependent on voltage and activity levels. Activity power is separated by the major modules of the device, so their contribution can be measured independent of each other which helps tailoring power consumption to specific applications. The parameters used to determine the activity level of a module are frequency, utilization, read/write balance, bus size, and switching probability.

NOTE: Not all parameters apply to all modules.

- Frequency is the operating frequency of a module or the frequency of external interface to that module.
- Status indicates whether the module is in an enabled or disabled state.
- % utilization is the relative amount of time the module is active or in use vs off or idled.
- % write is the relative amount of time (active time only) the module is sending data out of the device vs reading data into the device.
- Bits is the number of data bits being used in a selectable-width interface.
- % switch is the probability that any one data bit changes state from one cycle to the next.

2.3 Modules

The C6452 power estimation spreadsheet contains the following modules with adjustable parameters:

- Digital Signal Processor (DSP)
- DDR2 Memory Controller
- Enhanced Direct Memory Access (EDMA3)
- Multichannel Audio Serial Port (McASP)
- Timer 0/1/2/3
- External Memory Interface A(EMIFA)
- Peripheral Component Interconnect (PCI)
- Host Port Interface (HPI)
- 3-Port Ethernet Subsystem (3PSW)
- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I2C)
- Universal Asynchronous Receiver/Transmitter (UART)
- Telecom Serial Interface Port (TSIP)
- VLYNQ™
- General-Purpose Input/Output (GPIO)

Although EDMA3 is listed as a separate module, the row essentially provides the power consumption for turning on the clock to the channel controller and the transfer controller(s) for a particular device frequency and voltage. The EDMA3 activity power is included in the module/peripheral serviced by the EDMA3 (this includes McASP, DDR2). Therefore, in estimating power for peripherals that typically use EDMA3 for their transfers, the EDMA3 should be kept enabled. For available peripherals and peripheral configuration, please see the device-specific data manual.

3 Using the Power Estimation Spreadsheet

Using the power estimation spreadsheet involves entering the appropriate usage parameters. Cells that are designed for you to input information are white in color. To use the spreadsheet:

1. Select the voltage, case temperature, and airflow for which you want to estimate power
2. Fill in the appropriate module use parameters

The spreadsheet takes the provided information and displays the details of power consumption for that configuration.

As the spreadsheet is being configured, the settings are checked for conflicts, (for example, peripheral clock frequency out of allowed range, etc.). For best results, the information should be entered from left to right starting at the top and moving downward.

3.1 Choosing Appropriate Values

The *Frequency* and *Bits* values are determined by design and it is clear what the correct values to enter are. For some modules, the *Frequency* field is used to input the data rates (e.g, PCI). The utilization, read/write balance, and bit switching values require estimation and a good understanding of the end application; avoid enabling peripherals whose configurations are mutually exclusive due to pin multiplexing. For available peripherals and peripheral configuration, please see the device-specific data manual.

3.1.1 Utilization

For most modules, except DSP (C64x+), *% Utilization* is simply the percentage of time the module spends doing something useful, as opposed to being unused or idle. There are not varying degrees of use; the value should reflect an average over time. An example would be an EMIF performing reads and writes one-quarter of the time and having no data to move for the remaining three-quarters of time (though it continues to perform background tasks like refresh). In this case, the *% Utilization* would be quantified as 25%.

For peripherals with I/O, *% Utilization* can be estimated by comparing used bandwidth with theoretical maximum bandwidth. For example, for an application that must transfer 160 Kb/s via the inter-integrated circuit (I2C) port, whose theoretical maximum is 400 Kb/s, then the I2C port utilization would be about 40%. This type of activity reduces overall utilization and renders a utilization designation of 100% as impractical. If estimating across different frequencies, this must be taken into consideration.

The CPU utilization isn't as straightforward, because there are varying degrees of use. In this instance, a 0% utilization designation means that the CPU is active, but is not performing useful tasks (i.e., NOP execution). A 100% utilization designation represents a high activity condition with all eight functional units being active every cycle, while making use of the software pipelined (SPLOOP) buffer hardware where the maximum amount of data is brought in from L1P and L1D every cycle. Few DSP algorithms achieve 100% utilization because this requires everything to be used every cycle, with no stalls. Even intense applications do not spend all of the time in such highly paralleled loops. Typically, some time is allocated to executing control code or less demanding algorithms where only a few instructions operate in parallel and I/O usage is significantly reduced. This type of activity reduces the overall utilization and renders 100% utilization designation as impractical. Therefore, the balance of CPU use for the duration of the application must be considered.

For example, consider an application that executes very dense CPU code (estimated at 90% of CPU capability) for half of the time, and executes low activity code along with some other house keeping activities (estimated at 10% of CPU capability) for the other half of time. This application would yield an average utilization of about 50% ($10\% \times 50\% + 90\% \times 50\%$). If the balance were changed to 25% low activity code and 75% DSP code, the weighted average would be about 70% utilization ($25\% \times 10\% + 90\% \times 75\%$). If the 25%/75% ratio is kept, but the DSP code does not fully use all the CPU resources (estimate now at 75% of CPU capability), then the overall utilization returns to about 59% ($25\% \times 10\% + 75\% \times 75\%$). By using estimates of intensity and duration of blocks of code in the application, an estimate of the overall CPU utilization can be obtained.

System level issues may reduce peripheral *% Utilization*. Though the spreadsheet accepts 100% utilization for all peripherals, generally this is not realistic for the duration of the application. As concurrency in data movement increases and/or throughput requirements on high bandwidth modules system direct memory access (DMA) increases, overall peripheral activity is decreased due to bottlenecks created at various common end points. In such cases, peripherals will probably not achieve 100% utilization; individual module utilization numbers should be entered keeping this overall limitation in mind.

3.1.2 % Writes

Peripherals that move data out of the device as much as they move data into the device have 50% writes (the spreadsheet assumes the remaining 50% of the time is spent on reads). In some applications, peripherals only move data in one direction, or may have a known balance of data movement. In these cases, *% Writes* should be changed as appropriate. Otherwise, a designation of 50% writes is recommended.

3.1.3 % Switching

Random data has a 50% chance any bit changes from one cycle to the next. Some applications may be able to predict this chance using some prior information about the data set. If there is an ability to predict bit changes, the application-specific probability can be used. All other applications should use the default number of 50%.

3.2 Peripheral Enabling and Disabling

As mentioned earlier, the C6452 devices provide the capability to disable modules that are not being used via the power sleep controller (PSC). When a peripheral is disabled, its clock is turned off thereby reducing the power consumption of the device.

The spreadsheet accommodates this power saving feature by including fields in which a peripheral can be specified as disabled or enabled.

If a module is not used in a given application, then it is recommended to keep it in disabled state.

It is plausible that the module is kept enabled but has no activity. This can be appropriately programmed by setting the % *Utilization* and/or the *Frequency* fields to a value of 0, in which case the numbers in the module's row are indicative of the power consumed by clocking the module.

If the DDR2 is disabled in the current implementation of the spreadsheet, it also assumes that the PLL2 is powered down and is operating in bypass mode with the DDR2 clock being directly fed by the input reference clock (26.6 MHz CLKIN).

4 Using the Results

The results presented by the spreadsheet are based on measured data for revision 1.0 silicon of the TMS320C6452. For more information, see the Device and Development-Support Tool Nomenclature section in the device-specific datasheet.

The intent of the power estimation spreadsheet is to provide estimates of the upper bounds in an application-specific loading and peripheral utilization scenario. Therefore, the measured devices were selected to be strong at the maximum end of power consumption for production units; no production units have average power consumption that exceeds the spreadsheet values. The spreadsheet data can be considered maximum average power consumption; the actual observed power may vary. That is, transient currents may cause power to spike above the spreadsheet value for a small amount of time, but over a long period of time, the observed average consumption is below the spreadsheet value. Thus, the spreadsheet value can be used for board thermal analysis and power supply design as a maximum long-term average.

5 Thermal Considerations

As integrated circuit (IC) components become more complex, the challenge of producing an end equipment product with good thermal performance also increases. Thermal performance is a system level concern, impacted by IC packaging as well as printed circuit board (PCB) design, PCB characteristics, PCB layout, ambient temperature, and chassis configuration.

In the *TMS320C6452 Digital Signal Processors Data Manual* ([SPRS371](#)) (referred to throughout the remainder of the document as the C6452 data manual) TI specifies not to exceed the maximum operating junction temperature so that device reliability and/or proper operation can be maintained. To meet this requirement, it is important to understand the contribution of the other system characteristics (mentioned above) and design accordingly. Before finalizing system layout and PCB design, verify that the maximum operating junction temperature documented in the C6452 data manual is met.

This section addresses the thermal considerations specific to the C6452 devices and should be used in conjunction with the *Thermal Considerations for TMS320DM64xx, TMS320DM64x, and TMS320C6000 Devices* ([SPRAAL9](#)). The *Thermal Considerations for TMS320DM64xx, TMS320DM64x, and TMS320C6000 Devices* ([SPRAAL9](#)) discusses many general thermal considerations that apply to DM64xx, DM64x, and C6000™ DSP devices. For more information regarding definitions of thermal terms, methods for calculating case temperature, recommendations for system thermal improvements, heat sink recommendations, and heat sink attachment methods, see the *Thermal Considerations for TMS320DM64xx, TMS320DM64x, and TMS320C6000 Devices* ([SPRAAL9](#)).

One of the most commonly considered thermal improvement methods is the heat sink. A numerical approach that estimates the thermal impact of adding an off the shelf heat sink purchased from a vendor is shown below. This method requires ambient temperature, case temperature, and C6452 power to be either measured or estimated without a heat sink in the real system. To be consistent with JEDEC measurement techniques, as well as to reference the most independent and static temperature point, TI recommends measuring the final system ambient temperature outside the enclosure; the inside the enclosure may be influenced by heating from other parts.

The spreadsheet that accompanies this application report includes a worksheet that performs the calculations described in the following heat dissipation examples. You must enter values for the following fields in the worksheet: package type, ambient temperature, case temperature, total power, and θ_{CA} from a heat sink data sheet. All of the remaining fields in the worksheet are calculated based on your inputs.

5.1 Thermal Heat Dissipation Example for the ZUT Package

Numbers for an actual application need to be calculated. From system analysis, suppose you determine:

- Ambient temperature: $T_A = 25^\circ\text{C}$
- Case temperature: $T_C = 85^\circ\text{C}$
- Device power = 3.5 W

NOTE: This is a reasonable example, but your specific information is required.

1. Calculate an estimate of $\theta_{JA, \text{effective}}$ using the following equation. Plug in values for ambient temperature, case temperature and device power from the list above. For the TMS320C6452 device $\Psi_{JT} = 0.6^\circ\text{C/W}$ at 0 m/s air flow. Ψ_{JT} is documented in the C6452 data manual.

$$T_{\text{Junction}} = T_{\text{Case}} + \left(\text{Power} \times \Psi_{JT} \right) = 85 + (3.5 \text{ W} \times 0.6 \frac{^\circ\text{C}}{\text{W}}) = 87.1^\circ\text{C}$$

$$\theta_{JA, \text{effective}} = \frac{T_J - T_A}{\text{Power}} = \frac{87.1 - 25}{3.5} = 17.74 \frac{^\circ\text{C}}{\text{W}}$$

2. Estimate the percentage of heat flowing through the PCB vs. the top of the device. Based on experience with typical systems, TI estimates 80% of the heat flow is through the PCB, without a heat sink attached. The thermal resistance through the top and bottom of the device are two parallel resistances that equal $\theta_{JA, \text{effective}}$. Therefore, θ_{top} and θ_{bot} can be defined as follows:

$$\frac{80\%}{20\%} = 4 \text{ therefore, } \theta_{\text{top}} = 4 \times \theta_{\text{bot}}$$

$$\theta_{JA, \text{effective}} = \frac{1}{\frac{1}{\theta_{\text{top}}} + \frac{1}{\theta_{\text{bot}}}} = \frac{1}{\frac{1}{4\theta_{\text{bot}}} + \frac{1}{\theta_{\text{bot}}}}$$

$$1.25 \times \theta_{JA, \text{effective}} = \theta_{\text{bot}} = \frac{1}{4} \theta_{\text{top}}$$

$$5 \times \theta_{JA, \text{effective}} = \theta_{\text{top}}$$

Use the following equations to calculate θ_{top} and θ_{bot} :

$$\theta_{\text{top}} = 5 \times \theta_{JA, \text{effective}} = 5 \times 17.74 = 88.71 \frac{^\circ\text{C}}{\text{W}}$$

$$\theta_{\text{bot}} = \frac{\theta_{\text{top}}}{5} = \frac{88.71}{5} = 17.74 \frac{^\circ\text{C}}{\text{W}}$$

Check by calculating the parallel resistance of θ_{top} and θ_{bot} .

$$\theta_{JA, \text{effective}} = \frac{1}{\frac{1}{\theta_{top}} + \frac{1}{\theta_{bot}}} = \frac{1}{\frac{1}{88.71} + \frac{1}{22.18}} = 17.74 \frac{C}{W}$$

- Use the following equation to estimate the thermal resistance from the top of the C6452 to the environment, for a reference. This thermal resistance is called θ_{CA} . For C6452, $\theta_{JC} = 5.4^{\circ}C/W$. θ_{JC} is documented in the C6452 data manual.

$$\theta_{CA} = \theta_{top} (\text{step2}) - \theta_{JC} = 88.71 - 1.7 = 87.01 \frac{C}{W}$$

- Replace θ_{CA} calculated in step 3, with θ_{CA} specified from a heat sink data sheet and recalculate heat flow through the top of the device with a heat sink added. Note that θ_{CA} and θ_{top} should be reduced with the addition of a heat sink.

For this example we chose a heat sink with $\theta_{CA} = 1.7^{\circ}C/W$ (for [example heat sink](#) search for part number: 375424B00034G).



Width	Length	Height	Fin Thickness Across Width	Fin Thickness Across Length	Base Thickness	# of Fins Across Width	# of Fins Across Length
15.20 mm	15.20 mm	6.35 mm	0.89 mm	0.89 mm	1.52 mm	8	8

Figure 1. Heat Sink Example Information

$$\theta_{top} (w / HS) \theta_{CA} (\text{from HS}) + \theta_{JC} = 62.5 + 1.7 = 64.2 \frac{C}{W}$$

- Calculate the new $\theta_{JA, \text{effective}}$ with a heat sink as well as the improved T_C .

$$\theta_{JA, \text{effective}} = \frac{1}{\frac{1}{\theta_{top}} + \frac{1}{\theta_{bot}}}$$

$$\theta_{JA, \text{effective}} (w / HS) = \frac{1}{\frac{1}{64.2} + \frac{1}{22.18}} = 16.48 \frac{C}{W}$$

Therefore, the new T_C with heat sink can be calculated as follows:

$$T_J = T_A + (\text{Power} \times \theta_{JA, \text{effective}}) = 25 + (3.5 \times 16.48) = 82.68^{\circ}C$$

The heat sink in this application is estimated to improve the junction temperature from a value of $87.1^{\circ}C$ to a value of $82.68^{\circ}C$.

NOTE: This example uses published data from a heat sink that is currently available. The same type of method can be used to estimate the impact of using a chassis as a heat sink, but the calculation is more difficult because this is not published data.

6 Limitations

The power estimation spreadsheet has the following limitations:

- All measurements have been performed with a 36 MHz CLKIN provided by an external oscillator. The spreadsheet does not provide a capability of estimating power based on a different CLKIN value.

7 References

- *TMS320C6452 Digital Signal Processors Data Manual* ([SPRS371](#))
- *Thermal Considerations for TMS320DM64xx, TMS320DM64x, and TMS320C6000 Devices* ([SPRAAL9](#))
- *TMS320C64x+ Megamodule Reference Guide* ([SPRU871](#))

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated