1. Introduction

There is a growing interest in the effects of ESD on the performance of semiconductor integrated circuits (ICs) because of the impact ESD has on production yields and product quality. ESD problems are increasing in the electronics industry because of the trends toward higher speed and smaller device sizes. ESD is a major consideration in the design and manufacture of ICs. Texas Instruments always has been at the forefront of driving improvements in ESD protection and control, minimizing yield losses and field failures, and maintaining its reputation as a supplier of high quality, reliable products.

1.1 What is ESD?

Static charge is an unbalanced electrical charge at rest. Typically, it is created by insulator surfaces rubbing together or pulling apart. One surface gains electrons, while the other surface loses electrons. This results in an unbalanced electrical condition known as static charge. When a static charge moves from one surface to another, it becomes ESD. ESD is a miniature lightning bolt of charge that moves between two surfaces that have different potentials. It can occur only when the voltage differential between the two surfaces is sufficiently high to break down the dielectric strength of the medium separating the two surfaces. When a static charge moves, it becomes a current that damages or destroys gate oxide, metallization, and junctions. ESD can occur in any one of four different ways: a charged body can touch an IC, a charged IC can touch a grounded surface, a charged machine can touch an IC, or an electrostatic field can induce a voltage across a dielectric sufficient to break it down.

1.2 ESD Stress Models

ESD can have serious detrimental effects on all semiconductor ICs and the system that contains them. Standards are developed to enhance the quality and reliability of ICs by ensuring all devices employed have undergone proper ESD design and testing, thereby, minimizing the detrimental effects of ESD. Three major stress methods are widely used in the industry today to describe uniform methods for establishing ESD withstand thresholds (highest passing level).
1.2.1 Human Body Model (HBM)

The HBM is a component level stress developed to simulate the action of a human body discharging accumulated static charge through a device to ground, and employs a series RC network consisting of a 100 pF capacitor and a 1500 $\Omega$ resistor.

1.2.2 Charged Device Model (CDM)

The CDM is a component level stress that simulates charging and discharging events that occur in production equipment and processes. Potential for CDM ESD events occur when there is metal-to-metal contact in manufacturing. One of many examples is a device sliding down a shipping tube and hitting a metal surface. The CDM addresses the possibility that charge may reside on a lead frame or package (for example, from shipping) and discharge through a pin that subsequently is grounded, causing damage to sensitive devices in the path. The discharge current is limited only by the parasitic impedance and capacitance of the device. CDM testing consists of charging a package to a specified voltage, then discharging this voltage through the relevant package leads. At TI, the CDM testing is conducted using a field-induced CDM (FCDM) simulator.

1.2.3 System Level ESD (International Electrotechnical Commission - IEC)

The IEC system level ESD is a widely accepted European standard which defines an ESD event that is meant to be tested on actual end equipment to simulate a charged person or object discharging into electronic systems. The IEC standard defines an ESD stress that is much stronger than the component level ESD stresses defined by HBM and CDM.

2 ESD Failures

2.1 Latent Failures

ESD events not only reduce assembly yields, but can also produce device damage that goes undetected by factory testing, and later, is the cause of a latent failure. These devices with latent ESD defects are called walking wounded because they have been degraded, but not destroyed, by ESD. This occurs when an ESD pulse is not sufficiently strong to destroy a device, but nevertheless causes damage. Often, the device suffers junction degradation through increased leakage or a decreased reverse breakdown, but the device continues to function and is still within datasheet limits. A device can be subjected to numerous weak ESD pulses, with each successive pulse further degrading a device until, finally, there is a catastrophic failure. There is no known practical way to screen for walking wounded devices. To avoid this type of damage, devices must be given continuous ESD protection, as outlined later in this document.
2.2 ESD Failure Modes

Different ESD models tend to produce different types of failure and require different types of control and protection. Basic failure mechanisms include oxide punchthrough, junction burnout, and metallization burnout. Some typical ESD damage phenomena are shown in Figure 1.

![Drain junction damage in an NMOS after HBM stress. Note the thermal damage to silicon.](image1)

![Gate oxide damage to an input buffer after CDM stress. Note the rupture to gate oxide.](image2)

Figure 1. Typical ESD Damage

3 ESD Protection Strategy

IC chips are protected by a strategy to discharge the ESD events that might occur on any pin of the package that is exposed to its environment. The protection strategy involves consideration of HBM and CDM events for every pin, while the protection strategy against IEC events are considered for selected pins based on end equipment system requirements. For every new technology, the protection element building blocks are first characterized through test chips, then appropriate protection schemes are formulated. These schemes are analyzed for their effectiveness through a second phase of test chips before implementing resultant designs in product chips. The protection elements and their variations for the different signal and power pins of the IC chip are selected based on the required applications. Simulations are also used, where appropriate, to ensure the effectiveness of the elements and their compatibility with the pin they are designed to protect. Before fully implementing the total protection design and releasing it for fabrication, a software program (ESD Checker) is run. The purpose of the program is to detect design and layout errors that might contribute to ESD hazards.
3.1 **ESD Protection Methods**

The protection scheme considers all current paths to avoid thermal damage to silicon, either in the protection circuit or in the internal circuits, and all voltage buildup scenarios are considered, in an effort to prevent gate oxide damage. For example, a generalized scheme is shown in Figure 2, and the components are described in the following paragraphs.

![Diagram of ESD Protection Scheme](image)

**Figure 2. Overall Protection Method for HBM, CDM, and IEC Methods**

Clamp 1 is the primary protection device that protects against ESD surges at the I/O pad by clamping the voltage and allowing the high ESD current to be discharged safely to the ground terminal. The clamp design is selected based on the technology and the application specifications of the I/O signal circuitry. This clamp is essential for HBM, CDM, and IEC methods.

Clamp 2 is isolated by resistor R and its main function is to protect the gate oxide of the input NMOS buffer. Clamp 2 triggers before primary Clamp 1. At the same time, resistor R is chosen carefully to limit current to the output buffer and protect the buffer transistors, as well as to satisfy the output buffer operational requirements. This clamp is essential and is particularly critical for the CDM method.

Clamp 4 and 5 protect all of the internal circuits between any power supply and ground. For different V\textsubscript{DD} supplies, a clamp is placed at every site to ensure that all core and internal logic circuits are protected from an ESD event on the V\textsubscript{DD} pads. The design of this clamp must take into consideration the burn-in voltage requirements, latchup requirements, and in general must ensure that electrical overstress (EOS) events do not cause failure. This clamp is essential for HBM and CDM methods.

Because IC designs use different ground references for noise isolation between the logic and the core, the ESD design must ensure that the current path is available for all stress combinations between an I/O pad and internal grounds. The diode implementation between the grounds thus allows effective ESD current flow. In essence, the diodes, along with the proper clamps to ground, provide effective protection for HBM, CDM, and IEC methods.
3.2 **ESD Design Rules**

The protection design implementation becomes complicated for different I/O signal configurations. Also, placement of unrelated circuits near an I/O pad causes unexpected current paths through interactions and may render the protection device ineffective. The same could occur in the internal connections between the power supplies, preventing the power supply clamp from operating. All of these issues are covered in ESD design documents so that product ESD design is addressed properly from the beginning.

3.2.1 **ESD Design Checker**

The layout and circuit connections of an IC product are very complex and can lead to numerous unexpected errors even for simple ESD designs. The ESD Checker is a sophisticated software tool developed by Texas Instruments to detect ESD design errors and enforce compliance to the ESD rules. This tool ensures that, before a product is released for fabrication, all potential ESD violations are detected. The checker software also gives designers guidance to correct any errors that are detected.

3.2.2 **ESD Protection Analysis**

After a product has been processed, the packaged devices are characterized for ESD with a thoroughly established corporate wide methodology to comprehensively test every combination of stress for HBM and CDM along with selected IEC combinations, and to verify that no potential problems exist. If there are failures, the methodology defines the proper and efficient methods to debug the cause and identify any necessary design fixes. Failure analysis techniques are effectively used in the diagnosis. Product pre-qualification failures are analyzed fully to not only understand the phenomena, but also to establish new rules to avoid such failures in other products. The ESD checker software and the ESD design rules are updated for continuous ESD reliability improvement.

3.3 **ESD Avoidance**

Because ESD can occur only when different potentials are involved, the best way to avoid ESD damage is to keep the ICs at the same potential as their surroundings. The logical reference potential is ESD ground. So, the first and most important rule in avoiding ESD damage is to keep ICs and everything that comes in close proximity to them at ESD ground potential.

Four supplementary rules support this first rule:

- Any person handling ICs must be grounded either with a wrist strap or ESD protective footwear, used in conjunction with a conductive or static dissipative floor or floor mat.
- The work surface where devices are placed for handling, processing, testing, and so forth, must be made of static dissipative material and be grounded to ESD ground.
- All insulator materials either must be removed from the work area or they must be neutralized with an ionizer. Static generating clothes should be covered up with an ESD protective smock.
- When ICs are being stored, transferred between operations or workstations, or shipped, they must be maintained in a Faraday shield container whose inside surface (touching the ICs) is static dissipative.

3.3.1 **ESD Control Program**

Semiconductor device technology trends and the evolution of factory automation and fine pitch assembly continue to place greater pressure on all IC manufacturers to provide effective ESD controls. ESD control management requires attention to effective and efficient implementation of static controls in manufacturing, distribution, maintenance, repair, and design of ESD protection circuitry.

Three basic areas that are key to providing an effective ESD control program are:

- Manufacturing process controls, materials, and qualification
- Component qualification
- Awareness, corporate committee coordination, and external standards
3.3.2 Training and Certification

ESD awareness training is established to provide a basic understanding of the ESD problems. It is open to all shop personnel, technicians, engineers, and management. All personnel who come in close proximity with ESD sensitive ICs must receive more in-depth ESD training initially, and again each year, as a minimum. No ESD program can be successful unless people who handle the ICs understand the need for ESD controls and are trained on the local ESD control policies, procedures, and requirements.

3.3.3 ESD Team

The corporate level ESD team consists of area coordinators who have overall responsibility for each facility’s ESD control program. Each coordinator is responsible for writing the local ESD handling procedures, keeping them updated, ensuring ESD training completion, and material evaluation.

3.3.4 Audit Compliance

Periodic audits, ranging from daily to yearly, are held to ensure that all ESD handling procedures are being followed and that all ESD control products (e.g., wrist straps, heel straps, ionizers, table mats, floor mats, and so forth) are functioning properly.

3.3.5 TI ESD Handling Procedure

The TI worldwide ESD handling procedures are available to customers upon request.

4 References

JEDEC standards can be found at JEDEC.org, ESDA standards can be found at ESDA.org, and IEC standards can be found at IEC.ch.

1. JESD625 Requirements for Handling Electrostatic Discharge Sensitive (ESDS) Devices
2. ANSI/ESD S541 Packaging Materials for ESD Sensitive Items
4. ANSI/ESDA/JEDEC JS-001 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model
5. JESD22-C101 Field-Induced Charged Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components
6. IEC 61000-4-2 Testing and Measurement Techniques – Electrostatic Discharge Immunity Test
7. Charvaka Duvvury, Contributing author, January 2001
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

- Audio: www.ti.com/audio
- Amplifiers: www.amplifier.ti.com
- Data Converters: dataconverter.ti.com
- DLP® Products: www.dlp.com
- DSP: dsp.ti.com
- Clocks and Timers: www.ti.com/clocks
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com
- RFID: www.ti-rfid.com
- OMAP Applications Processors: www.ti.com/omap
- Wireless Connectivity: www.ti.com/wirelessconnectivity

Applications

- Automotive and Transportation: www.ti.com/automotive
- Communications and Telecom: www.ti.com/communications
- Computers and Peripherals: www.ti.com/computers
- Consumer Electronics: www.ti.com/consumer-apps
- Energy and Lighting: www.ti.com/energy
- Industrial: www.ti.com/industrial
- Medical: www.ti.com/medical
- Security: www.ti.com/security
- Space, Avionics and Defense: www.ti.com/space-avionics-defense
- Video and Imaging: www.ti.com/video
- E2E Community: e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated