1 Introduction

This application note demonstrates how to use the debug interface to perform various flash related tasks on a CC253x / CC254x System-on-Chip (SoC). This document is intended to help understanding the example code it is distributed along with [1]. The device being programmed is in this document referred to as DUP (Device Under Programming). The device programming the DUP is referred to as the "programmer". The example code is written for CC2530 as a

programmer, but can easily be ported to other Low Power RF 8051 architecture SoCs. It covers how to enter debug mode and how to read/write/erase the flash memory. It does not show all the capabilities of the CC debug interface.

The example code is built using IAR Embedded Workbench for 8051, version 8.11.2. Project collateral discussed in this application note can be downloaded from the following URL:

Table of Contents

1 INTRODUCTION ....................................................................................................................... 1
2 ABBREVIATIONS .................................................................................................................... 3
3 DEBUG INTERFACE ................................................................................................................ 4
4 HARDWARE SETUP ................................................................................................................ 5
5 ENTERING DEBUG MODE – DEBUG_INIT() .......................................................................... 6
6 READING CHIP ID – READ_CHIP_ID() ................................................................................... 7
7 ERASING FLASH MEMORY – CHIP_ERASE() ...................................................................... 8
8 WRITING TO FLASH MEMORY – WRITE_FLASH_MEMORY_BLOCK() ............................. 9
  8.1 ENABLE USE OF DMA IN DEBUG CONFIGURATION ......................................................... 9
  8.2 DMA CONFIGURATIONS .................................................................................................. 10
  8.2.1 DMA channel 0: Debug interface to Internal SRAM buffer ...................................... 10
  8.2.2 DMA channel 1: Internal SRAM buffer to Flash Controller ...................................... 11
  8.3 POINT DMA CONTROLLER TO DMA CONFIGURATIONS ............................................... 11
  8.4 ARM DMA CHANNEL 0 .................................................................................................. 11
  8.5 POINT FLASH CONTROLLER TO START ADDRESS ....................................................... 12
  8.6 TRANSFER DATA USING BURST_WRITE ...................................................................... 13
  8.7 ARM DMA CHANNEL 1 .................................................................................................. 14
  8.8 TRIGGER FLASH CONTROLLER ...................................................................................... 15
9 READING FROM FLASH MEMORY – READ_FLASH_MEMORY_BLOCK() ...................... 16
10 REFERENCES ...................................................................................................................... 19
11 DOCUMENT HISTORY ...................................................................................................... 19

Table of Figures

Figure 1 – Hardware connection between programmer and DUP .................................................. 5
Figure 2 – SmartRF05EB P1/P10 jumper configuration for Programmer and DUP .................... 5
Figure 3 – Sequence on RESET_N and DC lines to enter debug mode .................................................. 6
Figure 4 – Two negative flanks on DC line ...................................................................................... 6
Figure 5 – GET_CHIP_ID() debug instruction ................................................................................. 7
Figure 6 – CHIP_ERASE() debug instruction ................................................................................. 8
Figure 7 – Debug instruction WR_CONFIG() writing 0x22 to DUP .................................................... 9
Figure 8 – Writing 8 MSb [17:10] of 18-bit flash start address to FADDRH .................................. 12
Figure 9 – Writing bit [9:2] of flash start address to FADDR ............................................................ 12
Figure 10 – BURST_WRITE() 4 bytes over the debug interface.................................................... 13
Figure 11 – Writing 0x02 to DUP’s DMAARM register to arm DMA channel 1 ......................... 14
Figure 12 – Set FCTL.WRITE bit to 1 to initiate flash programming ......................................... 15
Figure 13 – Function example for reading flash memory via debug interface ............................... 16
Figure 14 – Step 1: Map flash memory bank to XDATA memory space ...................................... 17
Figure 15 – Step 2: Move data pointer to start address (XDATA 0x8100 in this case, corresponding to flash memory address 0x0100) .............................................................. 17
Figure 16 – Step 3: Move value at DPTR to accumulator (value of ACC is returned on the debug interface). Returned value is 0x55 (value of flash memory address 0x0100) ........................................................................ 18
Figure 17 – Step 4: Increment DPTR .......................................................................................... 18
## 2 Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC</td>
<td>Debug Clock</td>
</tr>
<tr>
<td>DD</td>
<td>Debug Data</td>
</tr>
<tr>
<td>DUP</td>
<td>Device Under Programming</td>
</tr>
<tr>
<td>EB</td>
<td>Evaluation Board</td>
</tr>
<tr>
<td>EM</td>
<td>Evaluation Module</td>
</tr>
<tr>
<td>LSB</td>
<td>Least Significant Byte</td>
</tr>
<tr>
<td>LSb</td>
<td>Least Significant bit</td>
</tr>
<tr>
<td>LPRF</td>
<td>Low Power RF</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Byte</td>
</tr>
<tr>
<td>MSb</td>
<td>Most Significant bit</td>
</tr>
<tr>
<td>SoC</td>
<td>System-on-Chip</td>
</tr>
</tbody>
</table>
3 Debug interface

The debug interface implements a proprietary two-wire serial interface that is used for in-circuit debugging. The interface allows programming of the on-chip flash, and it provides access to memory and register contents, in addition to features such as breakpoints, single-stepping, and register modification. The debug interface uses I/O pins P2.1 and P2.2 on the DUP, as debug data (DD) and debug clock (DC), respectively, during debug mode.

The DD pin is bi-directional, while DC is always controlled by the external host controller. Data is driven on the DD pin at the positive edge of the debug clock, and sampled on the negative edge of this clock. The idle state of the DC signal is logic 0. Please refer to the respective DUP’s datasheet for debug interface timing requirements.

Debug commands are sent by an external host and consist of 1 to 4 output bytes from the host, and an optional input byte read by the host. The first byte of the debug command is a command byte. For more details about the debug interface, please refer to the CC253x / CC254x User’s Guide [2]. A detailed description of the debug interface, also useful for CC253x / CC254x devices, is found in [3].
4 Hardware setup
The hardware assumed for the code example is what is found as a part of the CC2530 development kit [4], but the code example supports any CC253x / CC254x LPRF 8051 device as a DUP:

- 2x SmartRF05 Evaluation Boards (SmartRF05EB)
- 2x CC2530 Evaluation Modules (CC2530EM)

The necessary data lines for programming an LPRF 8051 architecture SoC, in addition to power and a common ground with the programmer, are shown in Figure 1. The jumper configuration and signal strapping between the programmer’s and DUP’s SmartRF05EB is shown in Figure 2.

![Figure 1](https://via.placeholder.com/150)

Figure 1 – Hardware connection between programmer and DUP

![Figure 2](https://via.placeholder.com/150)

Figure 2 – SmartRF05EB P1/P10 jumper configuration for Programmer and DUP

The coloring in figures containing signalling in this document is as follows; the top signal (orange) is RESET_N, the middle signal (green) is Debug Clock (DC) and the bottom signal (purple) is Debug Data (DD).
5  Entering debug mode – debug_init()

Entering debug mode on CC devices is done by performing the following sequence on the DUT’s RESET_N and DC line (P2.2).

1) Pull RESET_N low
2) Toggle two negative flanks on the DC line
3) Pull RESET_N high

The DUP is now in debug mode. The above sequence is shown in Figure 3 and Figure 4.

![Figure 3 – Sequence on RESET_N and DC lines to enter debug mode](image)

![Figure 4 – Two negative flanks on DC line](image)
6 Reading chip ID – read_chip_id()

After resetting a device into debug mode, one should first read its chip ID. Reading the device’s chip ID can be done using the `GET_CHIP_ID()` debug instruction which returns the chip ID and chip revision (8+8 bits). The signalling sequence is shown in Figure 5.

An overview of some of the CC device chip IDs is found in Table 1. The chip ID value returned by a device can also be found in the device datasheet.

![Figure 5 – GET_CHIP_ID() debug instruction](image)

<table>
<thead>
<tr>
<th>Chip</th>
<th>Chip ID</th>
<th>Page erase size</th>
<th>SRAM size</th>
</tr>
</thead>
<tbody>
<tr>
<td>CC2530</td>
<td>0xA5</td>
<td>2 KB</td>
<td>8 KB</td>
</tr>
<tr>
<td>CC2531</td>
<td>0xB5</td>
<td>2 KB</td>
<td>8 KB</td>
</tr>
<tr>
<td>CC2533</td>
<td>0x95</td>
<td>1 KB</td>
<td>4 KB / 6 KB</td>
</tr>
<tr>
<td>CC2543</td>
<td>0x43</td>
<td>1 KB</td>
<td>1 KB</td>
</tr>
<tr>
<td>CC2544</td>
<td>0x44</td>
<td>1 KB</td>
<td>2 KB</td>
</tr>
<tr>
<td>CC2545</td>
<td>0x45</td>
<td>1 KB</td>
<td>1 KB</td>
</tr>
</tbody>
</table>

Table 1 – Chip ID and page erase size for a selection of CC devices
7 Erasing FLASH memory – chip_erase()

All debug interface activity must be performed after resetting the chip in debug mode. When the DUP is in debug mode, the DUP’s entire flash memory can be erased by using the CHIP_ERASE() debug instruction, as seen in Figure 6. More details can be found in [2] and [3].

If a CHIP_ERASE() is performed prior to e.g. programming a device, one should wait until the chip erase has completed. Bit 7 of the returned data after the READ_STATUS() debug instruction is used to check this.

It is also possible to erase a single page by using the DEBUG_INSTR() debug instruction. The page erase size for different DUPs are given in Table 1 on page 7. The sequence for erasing a single flash page is given below. More details about erasing a single flash page can be found in section 6.3 of [2].

1. Point Flash controller to page’s start address (FADDRH[6:0] or FADDRH[7:1], see [2])
2. Trigger flash controller to start (set FCTL.ERASE = 1)
3. Wait for page erase to complete (poll FCTL.BUSY)

![Figure 6 – CHIP_ERASE() debug instruction](image-url)
8 Writing to FLASH memory – write_flash_memory_block()

There are two ways to write the flash memory on CC253x / CC254x devices, either by using DMA transfer (preferred), or by using the CPU, running code from SRAM. There is no debug interface instruction to write data directly to the DUP’s flash.

The preferred way to write flash is to configure two DMA channels on the DUP that a) read from the debug interface and b) feeds the DUP’s Flash controller. To do this, we utilize the DUP’s SRAM to store the DMA channel configurations (2 x 8 B) and an internal buffer. The size of the internal buffer is in the example code set to 512 B due to the CC2543 and CC2545 SRAM size (1 KB). A bigger internal buffer increases performance due to the reduced command overhead.

The sequence for writing flash memory using DMA channels on the DUP is as follows:

1. Enable use of DMA in debug configuration
2. Transfer DMA configuration to SRAM
3. Point DMA controller to DMA configuration
4. Point Flash controller to start address
5. Arm DMA channel that triggers on debug interface data (ch. 1)
6. Transfer data over debug interface (using BURST_WRITE() )
7. Arm DMA channel that feeds Flash controller (ch. 2)
8. Trigger flash controller to start

Details on each of the above steps are given in the following sections.

8.1 Enable use of DMA in debug configuration

To enable use of DMA, the PAUSE_DMA bit in the DUP’s debug configuration is cleared using the WR_CONFIG() debug instruction. Figure 7 shows the corresponding debug interface traffic.

Figure 7 – Debug instruction WR_CONFIG() writing 0x22 to DUP
8.2 DMA configurations

One DMA channel is configured to transfer data from the debug interface to a buffer in SRAM, while the second transfers data from the internal buffer to the Flash controller. In this example, we make a 512 B SRAM buffer at address 0x0000, and place the DMA configurations at address 0x0200. Each DMA configuration consists of 8 B.

- 0x0000 (SRAM) 512 byte buffer for data sequence (BUF0)
- 0x0200 (SRAM) 8 byte DMA descriptor
- 0x0208 (SRAM) 8 byte DMA descriptor

The minimum amount of data to be written by the Flash controller is 32 bit (4 B). Note that caution should be made related to multiple writes to flash memory without prior CHIP_ERASE(). This is described in section 6.2.2 of [2]. In the same document, you’ll find more details on the DMA configuration structure for CC253x / CC254x devices. Any DMA channel on the DUP can be used, the example code uses DMA channel 0 and 1.

The DMA configurations (8+8 B) are transferred to the DUP’s SRAM by using the DEBUG_INSTR() instruction.

8.2.1 DMA channel 0: Debug interface to Internal SRAM buffer

<table>
<thead>
<tr>
<th>Byte offset</th>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7:0</td>
<td>SRCADDR[15:8]</td>
<td>0x62</td>
<td>DBGDATA register address (MSB)</td>
</tr>
<tr>
<td>1</td>
<td>7:0</td>
<td>SRCADDR[7:0]</td>
<td>0x60</td>
<td>DBGDATA register address (LSB)</td>
</tr>
<tr>
<td>2</td>
<td>7:0</td>
<td>DESTADDR[15:8]</td>
<td>0x00</td>
<td>BUF0 start address, 0x0000 (MSB)</td>
</tr>
<tr>
<td>3</td>
<td>7:0</td>
<td>DESTADDR[7:0]</td>
<td>0x00</td>
<td>BUF0 start address, 0x0000 (LSB)</td>
</tr>
<tr>
<td>4</td>
<td>7:5</td>
<td>VLEN[2:0]</td>
<td>000b</td>
<td>Use LEN for transfer count</td>
</tr>
<tr>
<td>4</td>
<td>4:0</td>
<td>LEN[12:8]</td>
<td>–</td>
<td>DMA channel transfer count (MSB)</td>
</tr>
<tr>
<td>5</td>
<td>7:0</td>
<td>LEN[7:0]</td>
<td>–</td>
<td>DMA channel transfer count (LSB)</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>WORDSIZE</td>
<td>0</td>
<td>Each DMA transfer is 8 bit</td>
</tr>
<tr>
<td>6</td>
<td>6:5</td>
<td>TMODE[1:0]</td>
<td>00b</td>
<td>Single mode DMA transfer</td>
</tr>
<tr>
<td>6</td>
<td>4:0</td>
<td>TRIG[4:0]</td>
<td>0x1F</td>
<td>DBG_BW trigger</td>
</tr>
<tr>
<td>7</td>
<td>7:6</td>
<td>SRCINC[1:0]</td>
<td>00b</td>
<td>Do not increment source address</td>
</tr>
<tr>
<td>7</td>
<td>5:4</td>
<td>DESTINC[1:0]</td>
<td>01b</td>
<td>Increment destination 1 B/word.</td>
</tr>
<tr>
<td>7</td>
<td>3</td>
<td>IRQMASK</td>
<td>0</td>
<td>Disable interrupt generation</td>
</tr>
<tr>
<td>7</td>
<td>2</td>
<td>MB</td>
<td>0</td>
<td>Use all 8 bits for transfer count</td>
</tr>
<tr>
<td>7</td>
<td>1:0</td>
<td>PRIORITY[1:0]</td>
<td>01b</td>
<td>Assured, DMA at least every second try</td>
</tr>
</tbody>
</table>

Table 2 – Configuration for DMA channel 0
8.2.2 DMA channel 1: Internal SRAM buffer to Flash Controller

<table>
<thead>
<tr>
<th>Byte offset</th>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7:0</td>
<td>SRCADDR[15:8]</td>
<td>0x00</td>
<td>BUF0 start address, 0x0000 (MSB)</td>
</tr>
<tr>
<td>1</td>
<td>7:0</td>
<td>SRCADDR[7:0]</td>
<td>0x00</td>
<td>BUF0 start address, 0x0000 (LSB)</td>
</tr>
<tr>
<td>2</td>
<td>7:0</td>
<td>DESTADDR[15:8]</td>
<td>0x62</td>
<td>Flash controller’s FWDATA address (MSB)</td>
</tr>
<tr>
<td>3</td>
<td>7:0</td>
<td>DESTADDR[7:0]</td>
<td>0x73</td>
<td>Flash controller’s FWDATA address (MSB)</td>
</tr>
<tr>
<td>4</td>
<td>7:5</td>
<td>VLEN[2:0]</td>
<td>000b</td>
<td>Use LEN for transfer count</td>
</tr>
<tr>
<td>4</td>
<td>4:0</td>
<td>LEN[12:8]</td>
<td>–</td>
<td>DMA channel transfer count (MSB)</td>
</tr>
<tr>
<td>5</td>
<td>7:0</td>
<td>LEN[7:0]</td>
<td>–</td>
<td>DMA channel transfer count (LSB)</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>WORDSIZE</td>
<td>0</td>
<td>Each DMA transfer is 8 bit</td>
</tr>
<tr>
<td>6</td>
<td>6:5</td>
<td>TMODE[1:0]</td>
<td>00b</td>
<td>Single mode DMA transfer</td>
</tr>
<tr>
<td>6</td>
<td>4:0</td>
<td>TRIG[4:0]</td>
<td>0x12</td>
<td>FLASH trigger</td>
</tr>
<tr>
<td>7</td>
<td>7:6</td>
<td>SRCINC[1:0]</td>
<td>01b</td>
<td>Increment source address 1 B/word</td>
</tr>
<tr>
<td>7</td>
<td>5:4</td>
<td>DESTINC[1:0]</td>
<td>01b</td>
<td>No not increment destination address</td>
</tr>
<tr>
<td>7</td>
<td>3</td>
<td>IRQMASK</td>
<td>0</td>
<td>Disable interrupt generation</td>
</tr>
<tr>
<td>7</td>
<td>2</td>
<td>M8</td>
<td>0</td>
<td>Use all 8 bits for transfer count</td>
</tr>
<tr>
<td>7</td>
<td>1:0</td>
<td>PRIORITY[1:0]</td>
<td>10b</td>
<td>High, DMA has priority</td>
</tr>
</tbody>
</table>

Table 3 – Configuration for DMA channel 1

The DMA channel writing data to the DUP’s Flash controller should have the highest priority to avoid data underflow to the flash controller.

8.3 Point DMA controller to DMA configurations

By using the DEBUG_INSTR() instruction, the SRAM start address of the DMA configurations are written to the DMAxCFGH:DMAxCFGL registers (x=0,1). By writing DMA0CFGy registers (y=H,L), we configure DMA channel 0 and by writing DMA1CFGy registers, we configure DMA channel 1. See [2] for details.

8.4 Arm DMA channel 0

The configured DMA channels (0 and 1) are armed by writing the corresponding bit in the DUP’s DMAARM register. The DEBUG_INSTR() instruction is used for this. See Figure 11 on page 14 for screenshot of the sequence for arming DMA channel 1.
8.5 Point Flash controller to start address

By using the DEBUG_INSTR() instruction, the flash controller start address is set by writing DUP’s registers FADDRH:FADDRL. These registers hold the 16 MSb of the 18 bit address. Figure 8 and Figure 9 show the corresponding debug interface traffic.

**Figure 8** – Writing 8 MSb [17:10] of 18-bit flash start address to FADDRH

**Figure 9** – Writing bit [9:2] of flash start address to FADDRL
8.6 Transfer data using BURST_WRITE

The BURST_WRITE() instruction enables us to transfer 1-2048 B over the debug interface. DMA channel 0 on the DUP is now configured to transfer data from the DUP’s DBGDATA register and place it in SRAM. It is therefore important that DMA transfers are enabled (section 8.1) and that the configured DMA channel is armed (section 8.4). Figure 10 shows the corresponding debug interface traffic.

![Figure 10 – BURST_WRITE() 4 bytes over the debug interface](image)

\[\Delta X = 200.000000\mu s \quad 1/\Delta X = 5.0000kHz \quad \Delta Y(1) = 3.300V\]
8.7 Arm DMA channel 1

Now the data we want to transfer is stored in SRAM. DMA channel 1 is armed by setting the corresponding bit in the DUP’s DMAARM register. The DEBUG_INSTR() instruction is used for this. Figure 11 shows the corresponding debug interface traffic.

![Figure 11 - Writing 0x02 to DUP’s DMAARM register to arm DMA channel 1](image)
8.8 Trigger flash controller

The flash controller flash write procedure is started by setting the WRITE bit in the DUP’s FCTL register. This triggers the Flash controller, which in turn triggers the DMA channel that feeds the Flash controller. The WRITE bit is set by using the DEBUG_INSTR() debug instruction. Figure 12 shows the corresponding debug interface traffic.

The programming is completed when the Flash controller’s status bit (FCTL.BUSY) returns to 0.

Figure 12 – Set FCTL.WRITE bit to 1 to initiate flash programming
9 Reading from FLASH memory – read_flash_memory_block()

To read data from the DUP's flash memory, the `DEBUG_INSTR()` instruction is used. It performs the CPU instructions given, and returns the value of the DUP's accumulator register after the issued instruction.

The sequence to read from flash memory is as follows:
1. Map flash memory bank to XDATA address 0x8000 – 0xFFFF
2. Move data pointer (DPTR) to 0x8000 + <flash memory block start address>
3. Move value pointed to by DPTR to accumulator register
4. Increment data pointer (DPTR)

Steps 3-4 are repeated for up to 32 KB, until a new flash memory bank must be mapped to XDATA memory space. Figure 13 shows an example of how to implement the above sequence. For more details on the used functions, see the source files of the code example. The DD and DC line activity corresponding to step 1-4 is shown in Figure 14 through Figure 17.

```c
void read_flash_memory_block(unsigned char bank,
                           unsigned short flash_addr,
                           unsigned short num_bytes,
                           unsigned char *values)
{
    unsigned char instr[3];
    unsigned short i;
    unsigned short xdata_addr = (0x8000 + flash_addr);

    // 1. Map flash memory bank to XDATA address 0x8000-0xFFFF
    write_xdata_memory(DUP_MEMCTR, bank);

    // 2. Move data pointer to XDATA address (MOV DPTR, xdata_addr)
    instr[0] = 0x90;
    instr[1] = HIBYTE(xdata_addr);
    instr[2] = LOBYTE(xdata_addr);
    debug_command(CMD_DEBUG_INSTR_3B, instr, 3);

    for (i = 0; i < num_bytes; i++)
    {
        // 3. Move value pointed to by DPTR to accumulator
        // (MOVX A, @DPTR)
        instr[0] = 0xE0;
        values[i] = debug_command(CMD_DEBUG_INSTR_1B, instr, 1);

        // 4. Increment data pointer (INC DPTR)
        instr[0] = 0xA3;
        debug_command(CMD_DEBUG_INSTR_1B, instr, 1);
    }
}
```

Figure 13 – Function example for reading flash memory via debug interface
Figure 14 – Step 1: Map flash memory bank to XDATA memory space

The peaks seen on the DD line in e.g. Figure 14 are a result of the DD line direction transition, i.e. the direction is changed from being output (driven by programmer) to input (driven by DUP).

Figure 15 – Step 2: Move data pointer to start address (XDATA 0x8100 in this case, corresponding to flash memory address 0x0100)
Figure 16 – Step 3: Move value at DPTR to accumulator (value of ACC is returned on the debug interface). Returned value is 0x55 (value of flash memory address 0x0100)

Figure 17 – Step 4: Increment DPTR
10 References

[1] Flash programming of CC253x/4x devices code example.
http://www.ti.com/lit/zip/swra410

http://www.ti.com/lit/swru191

http://www.ti.com/lit/swra124

http://www.ti.com/lit/swru208

11 Document history

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Description/Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SWRA410</td>
<td>2012-09-04</td>
<td>Initial version.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated