

AM64xx STARTER KIT EVM BOARD

SK-AM64

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64xx SKEVM BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER BLOCK DIAGRAM
06	3V3 SUPPLY POWER FLOW
07	1V8 SUPPLY POWER FLOW
08	POWER SEQUENCE
09	RESET ARCHITECTURE
10	GPIO MAPPING TABLE
11	I2C TREE
12	SOC POWER
13	SOC POWER CAPS
14	SOC VSS
15	LPDDR4 INTERFACE
16	WL1837 MODULE
17	OSPI INTERFACE
18	SD CARD INTERFACE
19	CPSW RGMII_1 ETHERNET PHY
20	CPSW RGMII_2 ETHERNET PHY
21	TEST AUTOMATION
22	BOOT MODE BUFFER & SWITCHES
23	XDS110 DEBUGGER
24	JTAG BUFFER
25	JTAG 20 PIN cTI CONNECTOR
26	CP2105 DUAL UART TO USB BRIDGE
27	PRU CONNECTOR
28	USER EXPANSION CONNECTOR
29	MCU CONNECTOR
30	USB 3.0 HOST INTERFACE
31	ETHERNET PHY CLOCK BUFFER
32	INDUSTRIAL COMMUNICATION LEDs
33	SoC MAIN AND MCU DOMAIN
34	RESET CIRCUIT
35	USER LED
36	TEMPERATURE SENSORS
37	BOARD ID EEPROM
38	IO EXPANDER
39	OSCILLATOR
40	USB MAIN INPUT 5V DC

PAGE	CONTENTS
41	PMIC-1 POWER SUPPLY
42	PMIC-2 POWER SUPPLY
43	eFUSE PROGRAMMING VOLTAGE TO SoC
44	STRAP CONFIGURATIONS OF ETHERNET PHYS
45	ACCESSORIES

REV	E2
VER	2.0

Note: Raspberry Pi is the trademark / wordmark of Raspberry Pi Foundation

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
1.0	22nd JANUARY 2021	Drafted from "PROC100E1_SCH" Document	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.1	22nd JANUARY 2021	JP1,JP2,JP3,JP4,JP5 and JP6 removed. FL9 and FL14 made DNI. U31 Part Changed	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.2	24th JANUARY 2021	J9 changed to 28 pins. LD18 Added	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.3	27th JANUARY 2021	R246 changed to 0 ohm and R400 added	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.4	27th JANUARY 2021	U11,U13,U36,U37,U45 and U47 package changed LPDDR4_RESET_N pulled to VDD2_LPDDR4_1V1	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.5	02nd FEBRUARY 2021	FL24, FL25 Added. R237 changed from 0402 to 0201. VCC1V8_WLAN and VCC1V8_OSPI nets added	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.6	01st MARCH 2021	Text added for LP873345 PMIC	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.7	17th MARCH 2021	R303 MADE AS DNI AND R301 MOUNTED	Mistral Design Team	Krishna Prasad	Krishna Prasad
2.0	30th MARCH 2021	Schematics Baselined	Mistral Design Team	Krishna Prasad	Krishna Prasad


Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY


Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	2 of 45

BLOCK DIAGRAM_AM64x_SKEVM




As PRG0 section is having 40 signals along with MDIO section and to accommodate power (2 Pins) GND (9 Pins), Reset, Interrupt, Presence Detect signals 54 pin connector is chosen


BLOCK DIAGRAM_XDS110




POWER BLOCK DIAGRAM




3V3 SUPPLY POWER FLOW



1V8 SUPPLY POWER FLOW



POWER SEQUENCE



LP873345 OTP Configuration

STARTUP_DELAY_SEL=1
 BUCK1_STARTUP_DELAY[3:0] = 0x0 = 0ms
 LDO1_STARTUP_DELAY[3:0] = 0x3 = 3ms
 BUCK0_STARTUP_DELAY[3:0] = 0xC = 12ms
 LDO0_STARTUP_DELAY[3:0] = 0xE = 14ms
 BUCK1_SHUTDOWN_DELAY[3:0] = 0xF = 15ms
 LDO1_SHUTDOWN_DELAY[3:0] = 0xC = 12ms
 BUCK0_SHUTDOWN_DELAY[3:0] = 0x2 = 2ms
 LDO0_SHUTDOWN_DELAY[3:0] = 0x0 = 0ms
 *Max delay time = CoF = 15ms

LP873345 GPOx (outputs) = un-used
 BUCK0_RDIS_EN = 1b, BUCK1_RDIS_EN = 1b
 LDO0_RDIS_EN = 1b, LDO1_RDIS_EN = 1b
 PGOOD = Push-pull, active high
 (VOL = VANA = 5V, VI of SN74LVC1G11 rated up to 5.5V, independent of VCC supply)

TPS6521855 EEPROM Configuration

SEQ1-2 = 0x00
 (DLY1-9 = 0b = 2ms, DLYFACTR = 0b = 1x)
 SEQ3[3:0] = DC1_SEQ = 0x5 = Strobe 5
 SEQ3[7:4] = DC2_SEQ = 0x6 = Strobe 6
 SEQ4[3:0] = DC3_SEQ = 0x5 = Strobe 5
 SEQ4[7:4] = DC4_SEQ = 0x4 = Strobe 4
 SEQ6[3:0] = LDO1_SEQ = 0x3 = Strobe 3
 SEQ6[7:4] = LS1_SEQ = 0x7 = Strobe 7
 SEQ7[3:0] = GPO1_SEQ = 0x3 = Strobe 3
 SEQ7[7:4] = GPO3_SEQ = 0x0 = Disconnected from sequencer
 SEQ5 = 0x00 = DCC5/6 disconnected from sequencer
 *PWR_EN deglitch = 9*2ms = 10ms + 18ms = 28ms
 CONFIG1 = 0x08
 (GPO2_BUF = 0b, PGDLY = 01b = 20ms, STRICT = 0b)
 CONFIG1 = 0x40
 (DC12_RST = 0b, UVLOHYS = 1b = 400mV)

Designed for TI by Mistral Solutions Pvt Ltd



Title POWER SEQUENCE


Size PROC100 SK-AM64

Date: Monday, March 15, 2021

Rev E2

Sheet 8 of 45

RESET ARCHITECTURE



Designed for TI by Mistral Solutions Pvt Ltd




Title RESET ARCHITECTURE

Size	PROC100 SK-AM64	Rev	E2
Date:	Wednesday, April 14, 2021	Sheet	9 of 45


GPIO MAPPING TABLE

AM64xx GPIO MAPPING TABLE										
SI.NO	GPIO Description	GPIO Netname	Functionality	GPIO Used	SoC Muxed Signal Name	Direction with respect to SoC	Default State	Active State	Voltage Domain On Processor Side	Voltage Connected on SKEVM
1	IO Expander Interrupt	IO_EXP_INTn_SDIO	Interrupt	GPIO1_78	MMC1_SDWP	Input	High	Low	VDDSHV0	SoC_DVDD3V3
2	Enable for COM8 Level Translator	COM8_LS_EN	Enable	GPIO0_62	PRG1_PRU0_GPO17	Output	High	Low	VDDSHV2	SoC_DVDD3V3
3	Enable for WLAN Interface in COM8 Connector	WLAN_EN_SoC_LS	Enable	GPIO0_48	PRG1_PRU0_GPO3	Output	Low	High	VDDSHV2	SoC_DVDD3V3
4	Enable for BT Interface in COM8 Connector	BT_EN_SOC_LS	Enable	GPIO0_49	PRG1_PRU0_GPO4	Output	Low	High	VDDSHV2	SoC_DVDD3V3
5	WLAN SDIO out-of band interrupt line	WLAN_IRQ_LS	Interrupt	GPIO0_46	PRG1_PRU0_GPO1	Input	High	Low	VDDSHV2	SoC_DVDD3V3
6	OSPI Interrupt	OSPI_INTn	Interrupt	GPIO0_14	OSPI0_CSN3	Input	High	Low	VDDSHV4	SoC_DVDD1V8
7	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	Reset	GPIO0_13	OSPI0_CSN2	Output	High	Low	VDDSHV4	SoC_DVDD1V8
8	User LED	TEST_LED1	Test	GPIO0_60	PRG1_PRU0_GPO15	Output	Low	High	VDDSHV2	SoC_DVDD3V3
9	User LED	TEST_LED2	Test	MCU_GPIO0_5	MCU_SPI1_CS0	Output	Low	High	VDDSHV_MCU	SoC_DVDD3V3
10	SD card load switch enable control	MMC1_SD_EN	Enable	IO Expander-P3		Output	High	High	VDDSHV0	SoC_DVDD3V3
11	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	Interrupt	GPIO1_70	EXTINTn	Input	High	Low	VDDSHV0	SoC_DVDD3V3
12	PRU Connector Interrupt	PRU_INTn								
13	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	Reset	IO Expander-P1		Output	High	Low	VDDSHV0	SoC_DVDD3V3
14	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	Reset	IO Expander-P0		Output	High	Low	VDDSHV0	SoC_DVDD3V3
15	TEST GPIO1 from Test Automation Connector	TEST_GPIO1	GPIO for communication with AM64x	GPIO1_59	UART1_RTSN	Input	High	Low	VDDSHV0	SoC_DVDD3V3
				MCU_GPIO0_6	MCU_SPI1_CS1	Input	High	Low	VDDSHV_MCU	SoC_DVDD3V3
16	LP8733xx PMIC Interrupt	PMIC_INT_B	Interrupt	GPIO0_45	PRG1_PRU0_GPO0	Input	High	Low	VDDSHV2	SoC_DVDD3V3
17	TPS6521815 PMIC Interrupt	PMIC_INT_B	Interrupt							
18	BTUART_RTS or Bootmode10 switch select	BTUART_RTS_SEL	Switch Selection	GPIO0_63	PRG1_PRU0_GPO18	Output	Low	High	VDDSHV2	SoC_DVDD3V3
19	VPP 1.8V regulator Enable	VPP_LDO_EN	Enable	IO Expander-P4		Output	Low	High	VDDSHV0	SoC_DVDD3V3
20	COM8 Regulator Enable	COM8_REG_EN	Enable	GPIO0_61	PRG1_PRU0_GPO16	Output	Low	High	VDDSHV2	SoC_DVDD3V3
21	Power Switch Enable for USB device	USB0_DRVBUS	Enable	GPIO1_79	USB0_DRVBUS	Output	Low	High	VDDSHV0	SoC_DVDD3V3
22	RPI-HAT Detection	RPI_HAT_DETECT	Detection	IO Expander-P7		Input	High	Low	VDDSHV0	SoC_DVDD3V3
23	PRU Detection	PRU_DETECT	Detection	IO Expander-P2		Input	High	Low	VDDSHV0	SoC_DVDD3V3
24	PRU Power Switch Enable	PRU_3V3_En	Enable	GPIO0_64	PRG1_PRU0_GPO19	Output	Low	High	VDDSHV2	SoC_DVDD3V3
25	Rpi Power Switch Enable	RPI_PS_5V0_En	Enable	IO Expander-P6		Output	Low	High	VDDSHV0	SoC_DVDD3V3
26	Rpi Power Switch Enable	RPI_PS_3V3_En	Enable	IO Expander-P5		Output	Low	High	VDDSHV0	SoC_DVDD3V3


I2C TREE




SOC POWER




1.8V Analog SUPPLY



1.8V Analog SUPPLY



CORE SUPPLY










Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER


Size	PROC100 SK-AM64	Rev	
C		E2	
Date:	Monday, March 15, 2021	Sheet	12 of 45

SOC POWER DECAPS



Place one 0.1uF cap near each Pin

SOC POWER - VSS




Designed for TI by Mistral Solutions Pvt Ltd




Title		SOC VSS	
Size	PROC100 SK-AM64		Rev
C			E2
Date:	Monday, March 15, 2021	Sheet	14 of 45



SOC LPDDR4 INTERFACE



LPDDR4 POWER DECAPS



LPDDR4 DEVICE



Designed for TI by Mistral Solutions Pvt Ltd



Title LPDDR4 INTERFACE









Size PROC100 SK-AM64

Date: Tuesday, March 30, 2021


Sheet 15 of 45

Rev E2


WL1837 MODULE




OSPI FLASH



SOC OSPI INTERFACE




OSPI FLASH RESET




SD CARD INTERFACE




SD CARD RESET



POWER SWITCH



SD CARD CONNECTOR



OFF PAGE CONNECTIONS

16	MMC1_CLK	MMC1_CLK
38	MMC1_SD_EN	MMC1_D0
16	MMC1_D0	MMC1_D1
16	MMC1_D1	MMC1_D2
16	MMC1_D2	MMC1_D3
16,18	MMC1_D3	MMC1_CMD
16	MMC1_CMD	MMC1_SDCD

Designed for TI by Mistral Solutions Pvt Ltd



Title SDCARD INTERFACE


Size PROC100 SK-AM64

Date: Tuesday, March 30, 2021


Rev E2

Sheet 18 of 45


STRAPPING RESISTORS




CPSW RGMII 1 - PHY




RJ45 CONNECTOR WITH INTEGRATED MAGNETICS




CPSW PHY-1 SPEED AND ACTIVITY LED'S DRIVERS



DECAPS




CPSW PHY-1 RESET






OFF PAGE CONNECTIONS

- 27 CPSW_RGMII1_RD0 <-> CPSW_RGMII1_RD0
- 27 CPSW_RGMII1_RD1 <-> CPSW_RGMII1_RD1
- 27 CPSW_RGMII1_RD2 <-> CPSW_RGMII1_RD2
- 27 CPSW_RGMII1_RD3 <-> CPSW_RGMII1_RD3
- 27 CPSW_RGMII1_RXC <-> CPSW_RGMII1_RXC
- 27 CPSW_RGMII1_RX_CTL <-> CPSW_RGMII1_RX_CTL
- 27 CPSW_RGMII1_TD0 <-> CPSW_RGMII1_TD0
- 27 CPSW_RGMII1_TD1 <-> CPSW_RGMII1_TD1
- 27 CPSW_RGMII1_TD2 <-> CPSW_RGMII1_TD2
- 27 CPSW_RGMII1_TD3 <-> CPSW_RGMII1_TD3
- 27 CPSW_RGMII1_TX_CTL <-> CPSW_RGMII1_TX_CTL
- 27 CPSW_RGMII1_TXC <-> CPSW_RGMII1_TXC
- 17,18,20,22,33 PORZ_OUT <-> CPSW_RGMII1_INTnPRU_INTn
- 19,38 GPIO_CPSW1_RST <-> GPIO_CPSW1_RST
- 31 CPSW_RGMII1_ETH1_CLK <-> CPSW_RGMII1_ETH1_CLK
- 20,27 CPSW_RGMII2_MDC <-> CPSW_RGMII2_MDC
- 20,27 CPSW_RGMII2_MDIO <-> CPSW_RGMII2_MDIO
- 20 CPSW_RGMII1_INTn <-> CPSW_RGMII1_INTn

IO EXPANDER



BOOT MODE BUFFER




BOOT MODES SUPPORTED


1. OSPI
2. MMC1 - SD CARD
3. CPSW Ethernet
4. USB Device
5. Ethernet

MCU Boot Mode Pins to be Finalized

BOOT MODE SWITCHES



OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd





Title BOOT MODE BUFFER & SWITCHES


Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	22 of 45

XDS110 POWER



USB Connector




XDS110 DEBUGGER



This will indicate the unique ID of the Debugger



XDS110 LEVEL TRANSLATOR



OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd




Title XDS110 DEBUGGER

Size	PROC100 SK-AM64	Rev	
C		E2	
Date:	Tuesday, March 30, 2021	Sheet	23 of 45


JTAG SoC SECTION



INVERTER



BUFFER XDS110



OFF PAGE CONNECTIONS

25	SEL_XDS110_INV	SEL_XDS110_INV
23	XDS110_TDI	XDS110_TDI
23	XDS110_TCK	XDS110_TCK
23	XDS110_TMS	XDS110_TMS
23	XDS110_TRST#	XDS110_TRST#
25	SoC_TDO	SoC_TDO
25	SoC_TDI	SoC_TDI
25	SoC_TCK	SoC_TCK
25	SoC_TMS	SoC_TMS
23	XDS110_EMU0	XDS110_EMU0
23	XDS110_EMU1	XDS110_EMU1
25	SEL_XDS	SEL_XDS
25	SoC_EMU0	SoC_EMU0
25	SoC_EMU1	SoC_EMU1
25	SoC_TRST#	SoC_TRST#


Designed for TI by Mistral Solutions Pvt Ltd





Title: JTAG BUFFER

Size	PROC100 SK-AM64	Rev	E2
Date:	Monday, March 15, 2021	Sheet	24 of 45







JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER



20 PIN JTAG BUFFERS



OFF PAGE CONNECTIONS

24	SEL_XDS110_INV	SEL_XDS110_INV
24	SoC_TDO	SoC_TDO
24	SoC_TDI	SoC_TDI
24	SoC_TCK	SoC_TCK
24	SoC_TMS	SoC_TMS
24	SoC_TRST#	SoC_TRST#
24	SoC_TRST#	JTAG_EMU_RSTn
34	JTAG_EMU_RSTn	SEL_XDS
24	SoC_EMU0	SoC_EMU0
24	SoC_EMU1	SoC_EMU1


Designed for TI by Mistral Solutions Pvt Ltd




Title JTAG 20 PIN cTI CONNECTOR

Size	PROC100 SK-AM64	Rev	E2
C			
Date:	Monday, March 15, 2021	Sheet	25 of 45


USB Micro B CONNECTOR



USB TO DUAL UART BRIDGE




CP2105 LEVEL TRANSLATOR



OFF PAGE CONNECTIONS



SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3	33
SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3	33
SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3	33
SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3	33
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	33
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	33
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	33
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	33

PRG0 AND PRG1 SECTION



PRU CONNECTOR

FOR LAUNCHPAD HEADER
USE PART SSQ-127-23-L-D




NOTE:

AM64x Starter Kit shall not be powered through the 3V3 pins on the PRU Connector.

PRU Connector I/O are not fail-safe and shall not be driven when AM64x Starter Kit is not powered.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.


POWER SWITCH FOR 3.3V TO PRU CONNECTOR




Designed for TI by Mistral Solutions Pvt Ltd

Title		PRU CONNECTOR	
Size	PROC100 SK-AM64	Rev	E2
Date:	Wednesday, May 05, 2021	Sheet	27 of 45

GPMC SECTION




USER EXPANSION CONNECTOR



Note: This connector is compatible to GPIO Expansion Header (J8) found on the Raspberry Pi Boards

Note: Raspberry Pi is the trademark / wordmark of Raspberry Pi Foundation

POWER SWITCH FOR USER EXPANSION CONNECTOR



NOTE:


AM64x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM64x Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd




Title USER EXPANSION CONNECTOR


Size	PROC100 SK-AM64	Rev	E2
Date:	Wednesday, May 05, 2021	Sheet	28 of 45

MCU CONNECTOR

Only 100mA supported on this pin



LEVEL TRANSLATOR



OFF PAGE CONNECTIONS

34	CONN_MCU_RESETz	CONN_MCU_RESETz
34	CONN_MCU_PORz	CONN_MCU_PORz
33	MCU_SPI0_CS1	MCU_SPI0_CS1
33	MCU_GPIO0_8	MCU_GPIO0_8
33,36	TEST_LED2	TEST_LED2
33	MCU_GPIO0_7	MCU_GPIO0_7
33	MCU_UART1_RX_3V3	MCU_UART1_RX_3V3
33	MCU_UART1_RTS_3V3	MCU_UART1_RTS_3V3
33	MCU_UART1_TX_3V3	MCU_UART1_TX_3V3
33	MCU_I2C0_SDA	MCU_I2C0_SDA
33	MCU_RESETSTATz	MCU_RESETSTATz
27,33	MCU_SPI0_D1	MCU_SPI0_D1
33	MCU_SPI0_D0	MCU_SPI0_D0
33	MCU_GPIO0_6	MCU_GPIO0_6
33,34	MCU_UART1_CTS_3V3	MCU_UART1_CTS_3V3
33	MCU_GPIO0_9	MCU_GPIO0_9
33	MCU_I2C1_SDA	MCU_I2C1_SDA
33	MCU_SPI0_CLK	MCU_SPI0_CLK
33	MCU_I2C1_SCL	MCU_I2C1_SCL
33	MCU_I2C0_SCL	MCU_I2C0_SCL
33	MCU_SAFETY_ERRORRz_1V8	MCU_SAFETY_ERRORRz_1V8




Designed for TI by Mistral Solutions Pvt Ltd




Title: MCU CONNECTOR

Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	29 of 45


USB 3.0 INTERFACE




5V Power switch for USB 3.0 Device




Type-A Connector



ESD DIODES



CHOKE




Designed for TI by Mistral Solutions Pvt Ltd



Title: USB 3.0 INTERFACE

Size	PROC100 SK-AM64	Rev	
C		E2	
Date:	Tuesday, March 30, 2021	Sheet	30 of 45



ETHERNET PHY CLOCK BUFFER



OFF PAGE CONNECTIONS

33,39 CLKOUT0 << CLKOUT0


INDUSTRIAL COMMUNICATION LED'S



OFF PAGE CONNECTIONS




MCU_GENERAL




CRYSTAL


Only Footprint option to mount the Oscillator is provided. By default the part is not mounted on the board.




SoC MAIN DOMAIN





OFF PAGE CONNECTIONS




POR



DEBOUNCE CIRCUIT



USER SWITCH BUTTON



OFF PAGE CONNECTIONS

33	SoC_WARM_RESETz	SoC_WARM_RESETz
33	MCU_RESETz	MCU_RESETz
41	LP8733_PG00D	LP8733_PG00D
42	TP98521815_PG00D	TP98521815_PG00D
25	JTAG_EMU_RSTn	JTAG_EMU_RSTn
29	CONN_MCU_RESETz	CONN_MCU_RESETz
29	MCU_PORz	MCU_PORz
29,33	MCU_GPIO0_6	MCU_GPIO0_6
33	GPIO1_59_INTn	GPIO1_59_INTn
29	CONN_MCU_PORz	CONN_MCU_PORz

Designed for TI by Mistral Solutions Pvt Ltd



Title: RESET CIRCUIT


Size: PROC100 SK-AM64

Date: Tuesday, March 30, 2021

Rev: E2

Sheet 34 of 45

USER TEST LED's



OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd




Title USER TEST LED's

Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	35 of 45


TEMPERATURE SENSORS



NOTE: PLACE TEMP SENSOR CLOSE TO SoC



NOTE: PLACE TEMP SENSOR CLOSE TO LPDDR4



OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd




Title TEMPERATURE SENSORS

Size	PROC100 SK-AM64	Rev	
B		E2	

Date: Tuesday, March 30, 2021 Sheet 36 of 45

BOARD ID EEPROM



OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd




Title		BOARD ID EEPROM	
Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	37 of 45

IO EXPANDER



OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd



Title		IO EXPANDER	
Size	PROC100 SK-AM64	Rev	
B		E2	
Date:	Monday, March 15, 2021	Sheet	38 of 45

OSCILLATOR



Designed for TI by Mistral Solutions Pvt Ltd




Title OSCILLATOR

Size	PROC100 SK-AM64	Rev
B		E2


Date: Tuesday, March 30, 2021 Sheet 39 of 45

TYPE-C CONNECTOR


IF SPACE IS CONSTRAINT USE
MOLEX PART: 2012670005




USB MAIN INPUT 5V DC




POWER INDICATION LED: USB VBUS




USB TYPE C CONFIGURATION CHANNEL LOGIC AND PORT CONTROLLER




Enable Logic for Power Switch



POWER SWITCH ON USB VBUS MAIN SUPPLY



TEST POINT



Designed for TI by Mistral Solutions Pvt Ltd




Title USB MAIN 5V POWER SUPPLY

Size	PROC-100 SK-AM64	Rev	E2
Date:	Tuesday, May 04, 2021	Sheet	40 of 45

PMIC-1 POWER SUPPLY

NOTE:
This power solution should not be used for a production system.




NOTE: The Voltage for the following AM64x power supplies should be 0.85V typical (0.81V minimum, 0.895V maximum)

- "VDDR_CORE"
- "VDDA_CORE, VDD_MMC0, VDD_DLL_MMC0, VDDAR_OP85_SERDES0, VDDAR_OP85_SERDES0_C, VDDAR_OP85_USB0"

But VOUT_LDO0 (VDDAR_CORE) of LP873345 is programmed to 0.9V

POWER INDICATION LED



OFF PAGE CONNECTIONS

28,33,37,42	SoC_I2C0_SCL	SoC_I2C0_SCL
28,33,37,42	SoC_I2C0_SDA	SoC_I2C0_SDA
34	LP8733_PGOOD	LP8733_PGOOD
27,42	PMIC_INT_B	PMIC_INT_B
42	TPS6521815_GPIO1	TPS6521815_GPIO1


Designed for TI by Mistral Solutions Pvt Ltd




Title PMIC-1 POWER SUPPLY

Size	PROC100 SK-AM64	Rev	E2
Date:	Wednesday, May 05, 2021	Sheet	41 of 45

PMIC-2 POWER SUPPLY



POWER INDICATION LED




OFF PAGE CONNECTIONS

- 28.33.37.41 SoC_I2C0_SCL <-> SoC_I2C0_SCL
- 28.33.37.41 SoC_I2C0_SDA <-> SoC_I2C0_SDA
- 41 TPS6521815_GPIO1 <-> TPS6521815_GPIO1
- 27.41 PMIC_INT_B <-> PMIC_INT_B

Designed for TI by Mistral Solutions Pvt Ltd

Title		PMIC-2 POWER SUPPLY	
Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	42 of 45

eFUSE PROGRAMMING VOLTAGE TO SoC



OFF PAGE CONNECTIONS

38 VPP_LDO_EN ← VPP_LDO_EN

Designed for TI by Mistral Solutions Pvt Ltd



Title eFUSE PROGRAMMING PWR SOC

Size	PROC100 SK-AM64	Rev	
B		E2	
Date:	Monday, March 15, 2021	Sheet	43 of 45

STRAP CONFIGURATION OF ETHERNET PHY




Figure 25. Strap Circuit

MODE	TARGET VOLTAGE			IDEAL Rhi (kΩ)	IDEAL Rlo (kΩ)
	Vmin (V)	Vtyp (V)	Vmax (V)		
1	0	0	0.098 × VDDIO	OPEN	OPEN
2	0.140 × VDDIO	0.165 × VDDIO	0.191 × VDDIO	10	2.49
3	0.225 × VDDIO	0.255 × VDDIO	0.284 × VDDIO	5.76	2.49
4	0.694 × VDDIO	0.783 × VDDIO	0.888 × VDDIO	2.49	OPEN

Level Strap Resistor Ratios

PIN NAME	64 HTQFP PIN #	48 QFN PIN #	DEFAULT	STRAP FUNCTION		
				MODE	PHY_ADD1	PHY_ADD0
RX_D0	44	33	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
RX_D2	46	35	[00]	MODE	PHY_ADD3	PHY_ADD2
				1	0	0
				2	0	1
				3	1	0
RX_D4	48		[00]	MODE	ANEG_SEL1	PHY_ADD4
				1	0	0
				2	0	1
				3	1	0
RX_D5	49		[00]	MODE	Force MDI/X	Half-Duplex Enable (FDH/D)
				1	0	0
				2	0	1
				3	1	0
RX_D6	50		[00]	MODE	RGMII Disable	AMDIX Disable
				1	0	0
				2	0	1
				3	1	0
RX_D7	51		[00]	MODE	Speed Optimization Enable	Clock Out Disable
				1	0	0
				2	0	1
				3	1	0
RX_DV/RX_CTRL (1)	53	38	[0]	MODE		Autoneg Disable
				1		N/A
				2		N/A
				3		0
CRS(2)	56		[0]	MODE		Fast Link Drop (FLD)
				1		0
				2		1
				3		N/A

Level Strap Pins

PIN NAME	64 HTQFP PIN #	48 QFN PIN #	DEFAULT	STRAP FUNCTION		
				MODE	RGMII Clock Skew TX[1]	RGMII Clock Skew TX[0]
LED_2(3)		45	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
LED_1 (RGZ)		46	[00]	MODE	ANEG_SEL	RGMII Clock Skew TX[2]
				1	0	0
				2	0	1
				3	1	0
LED_1 (PAP)	62		[0]	MODE	ANEG_SEL0	
				1	0	
				2	0	
				3	1	
LED_0(4)	63	47	[0]	MODE	Mirror Enable	
				1	0	
				2	N/A	
				3	N/A	
GPIO_0 (2)		39	[00]	MODE	RGMII Clock Skew RX[0]	
				1	0	
				2	Not Applicable	
				3	1	
GPIO_1		40	[00]	MODE	RGMII Clock Skew RX[2]	RGMII Clock Skew RX[1]
				1	0	0
				2	0	1
				3	1	0
				4	1	1

Level Strap Pins

MODE	ANEG_SEL	REMARKS
10/100/1000	0	advertise ability of 10/100/1000
100/1000	1	advertise ability of 100/1000 only

MODE	RGMII CLOCK SKEW TX[2]	RGMII CLOCK SKEW TX[1]	RGMII CLOCK SKEW TX[0]	RGMII TX CLOCK SKEW
1	0	0	0	2.0 ns
2	0	0	1	1.5 ns
3	0	1	0	1.0 ns
4	0	1	1	0.5 ns
5	1	0	0	0 ns
6	1	0	1	3.5 ns
7	1	1	0	3.0 ns
8	1	1	1	2.5 ns

MODE	RGMII CLOCK SKEW RX[2]	RGMII CLOCK SKEW RX[1]	RGMII CLOCK SKEW RX[0]	RGMII RX CLOCK SKEW
1	0	0	0	2.0 ns
2	0	0	1	1.5 ns
3	0	1	0	1.0 ns
4	0	1	1	0.5 ns
5	1	0	0	0 ns
6	1	0	1	3.5 ns
7	1	1	0	3.0 ns
8	1	1	1	2.5 ns

RGMII Clock Skew Details

HARDWARE SCHEMATICS

ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



JUMPERS



LOGOs


PCB LOGO
Texas Instruments

PCB LOGO
For Evaluation only; not FCC approved for resale
For Evaluation only; not FCC approved for resale

PCB LOGO
WEEE Mark

PCB LOGO
CE Mark

FIDUCIALS



LABELS

Board Serial No.



Assembly Revision



Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size	PROC100 SK-AM64	Rev	E2
Date:	Tuesday, March 30, 2021	Sheet	45 of 45

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated