



## MGTAVCC - 1.0V@8A



## PMBUS Address Selection for MGTAVCC




### FUNCTION TABLE

IN2	IN1	D TO S <sub>1</sub> , S <sub>2</sub> TO D
L	L	D = S <sub>1</sub>
L	H	D = S <sub>2</sub>
H	L	D = S <sub>3</sub>
H	H	D = S <sub>4</sub>

AVCC Rail 1					
ALT_PMBUS_1	ALT_PMBUS_0	HEX	OCTAL	Raddr1 (kohm)	Raddr0 (kohm)
GND	GND	0x30	60	130	10
GND	OPEN	0x28	50	84.5	10
OPEN	GND	0x20	40	54.9	10
OPEN	OPEN	0x18	30	36.5	10

## Sequencer




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Designed for: Public Release | Mod. Date: 6/27/2014  
 Project Title: PMP9463 Xilinx Ultrascale Kintex MG1  
 Number: PMP9463 | Rev: E1  
 Sheet Title: MGTAVCC  
 SVN Rev.: Not in version control | Assembly Variant: 001 | Sheet: 2 of 6  
 Drawn By: Sami Sirhan | File: Page1\_SchDoc | Size: B  
 Engineer: Sami Sirhan | Contact: <http://www.ti.com/support>



# MGTAVTT - 1.2V@8A




## FUNCTION TABLE

IN2	IN1	D TO S, S TO D
L	L	D = S <sub>1</sub>
L	H	D = S <sub>2</sub>
H	L	D = S <sub>3</sub>
H	H	D = S <sub>4</sub>

AVTT Rail 2		HEX	OCTAL	Raddr1 (kohm)	Raddr0 (kohm)
ALT_PMBUS_1	ALT_PMBUS_0	0x31	61	130	15.4
GND	GND	0x29	51	84.5	15.4
GND	OPEN	0x21	41	54.9	15.4
OPEN	OPEN	0x19	31	36.5	15.4

## PMBUS Address Selection for MGTAVTT and MGTVAUX




Provides address selection for MGTAVTT rail

Provides address selection for MGTVCCAUX rail

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Number: PMP9463	Rev: E1	Designed for: Public Release	Mod Date: 6/27/2014
SVM Rev: Not in version control		Project Title: PMP9463 Xilinx Ultrascale Kintex MG1	
Drawn By: Sami Sirhan		Sheet Title: MGTAVTT	Assembly Variant: 001
Engineer: Sami Sirhan		File: Page2_SchDoc	Sheet: 3 of 6
		http://www.ti.com	Size: B

# MGTVCCAUX - 1.8V@1A




**FUNCTION TABLE**


IN2	IN1	D TO S, S TO D
L	L	D = S <sub>1</sub>
L	H	D = S <sub>2</sub>
H	L	D = S <sub>3</sub>
H	H	D = S <sub>4</sub>

AVCCAUX Rail 3			OCTAL	Raddr1 (kohm)	Raddr0 (kohm)
ALT_PMBUS_1	ALT_PMBUS_0	HEX			
GND	GND	0x33	63	130	36.5
GND	OPEN	0x2B	53	84.5	36.5
OPEN	GND	0x23	43	54.9	36.5
OPEN	OPEN	0x1B	33	36.5	36.5

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




Pins 68, 70, 76, and 78 for I2C not used



MGTAVCC on Ultrascale. Previously called MGTHAVCC on Gen 6 and 7-series  
 MGTAVTT on Ultrascale. Previously called MGTAVCCR on Gen 6 and MGTHAVTT on 7-series  
 Pins 29, 30, 33, and 34 not used for Ultrascale. Previously called MGTHAVTT on Gen 6.  
 MGTAVCCAUX on Ultrascale. Previously called MGTAVCCPLL on Gen 6 and MGTHVCCAUX on 7-series

### SYNC CIRCUIT





PCB Number: PMP9463  
PCB Rev: E1

PCB  
LOGO  
Texas Instruments

Label Table	
Variant	Label Text
001	ChangeMe!
002	ChangeMe!

Z21  
Label Assembly Note  
This Assembly Note is for PCB labels only

Z22  
Assembly Note  
These assemblies are ESD sensitive, ESD precautions shall be observed.

Z23  
Assembly Note  
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

Z24  
Assembly Note  
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Designed for: Public Release		Mod. Date: 3/28/2014	
Project Title: PMP9463 Xilinx Ultrascale Kintex MG1			
Number: PMP9463	Rev: E1	Sheet Title: Hardware	
SVN Rev.: Not in version control		Assembly Variant: 001	Sheet: 6 of 6
Drawn By: Sami Sirhan		File: Hardware_SchDoc	Size: B
Engineer: Sami Sirhan		Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.