SCAS126B - MARCH 1990 - REVISED APRIL 1996

| Members of the Texas Instruments Widebus™ Family | 54ACT16543 WD PACKAGE 74ACT16543 DGG OR DL PACKAGE (TOP VIEW) |
|--|---|
| Inputs Are TTL-Voltage Compatible | |
| • 3-State True Outputs | 1 <mark>ОЕАВ [</mark>] 1 🦳 56 🛛 1 ОЕВА |
| Flow-Through Architecture Optimizes | 1 <u>LEAB</u> 2 55 11 <u>LEBA</u> |
| PCB Layout | 1 CEAB 🛛 3 54 🖸 1 CEBA |
| Distributed V_{CC} and GND Pin | GND 🛛 4 53 🛛 GND |
| Configurations Minimize High-Speed | 1A1 🛛 5 52 🖸 1B1 |
| Switching Noise | 1A2 🛛 6 51 🖸 1B2 |
| EPIC [™] (Enhanced-Performance Implanted) | V _{CC} [7 50 [V _{CC} |
| CMOS) 1-um Process | 1A3 🛛 8 49 🖸 1B3 |
| • 500-mA Typical Latch-Up Immunity at | 1A4 9 48 1B4 |
| 125°C | 1A5 10 47 1B5 |
| Package Options Include Plastic Thin | GND 11 46 GND |
| Shrink Small-Outline (DGG) and 300-mil | 1A6 [12 45] 1B6 |
| Shrink Small-Outline (DGG) and Soo-Init | |
| 25-mil Center-to-Center Pin Spacings, and | |
| 380-mil Fine-Pitch Ceramic Flat (WD) | 2A1 15 42 2B1 |
| Packages Using 25-mil Center-to-Center | |
| Pin Spacings | |
| | |
| description | |
| · | |
| The 'ACT16543 are 16-bit registered transceivers | 2A6 21 36 2B6 |
| that contain two sets of D-type latches for | V_{CC} 22 35 V_{CC} |
| temporary storage of data flowing in either | 2A7 [] 23 34 [] 2B7 2A8 [] 24 33 [] 2B8 |
| direction. The 'ACT16543 can be used as two | 2A8 224 33 288 GND 25 32 GND |
| 8-bit transceivers or one 16-bit transceiver. | 2CEAB 26 31 2CEBA |
| Separate latch enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are | 2LEAB 27 30 2LEBA |
| provided for each register to permit independent | 20EAB [28 29] 20EBA |
| provided for each register to permit independent | |

The A-to-B enable (\overline{CEAB}) and \overline{OEAB} inputs must be low to enter data from A or to output data to B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-tohigh transition at LEAB puts the A latches in the storage mode. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

control in either direction of data flow.

The 74ACT16543 is packaged in TI's shrink small-outline package, which provides twice the functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16543 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16543 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1996, Texas Instruments Incorporated

54ACT16543, 74ACT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS126B – MARCH 1990 – REVISED APRIL 1996

FUNCTION TABLE

| | (each octal register) | | | | | | | | | | | | |
|------|-----------------------|------|-------------------------------|------------------------------|--|--|--|--|--|--|--|--|--|
| | INPUTS | | OUTPUT BUFFERS | | | | | | | | | | |
| CEAB | LEAB | OEAB | STATUS A TO B [†] | BUFFERS B1-B8 | | | | | | | | | |
| Н | Х | Х | Storing | Z | | | | | | | | | |
| X | Н | Х | Storing | | | | | | | | | | |
| X | Х | Н | | Z | | | | | | | | | |
| L | L | L | Transparent | Current A data | | | | | | | | | |
| L | Н | L | Storing | Previous A data [‡] | | | | | | | | | |

[†] A-to-B data flow is shown: B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

[‡] <u>Data present before low-to-high transition of LEAB occurring while</u> CEAB is low



logic symbol[†]


| 1 <mark>0EBA</mark> | 56 | | 1EN3 | | | |
|---------------------------------|----------------------------|-------------|-----------|------------|--------------------------------|--|
| 1CEBA | 54 | | G1 | | | |
| | 55 | | 1C5 | | | |
| 1LEBA | 1 | | | | | |
| 1OEAB | 3 | | 2EN4 | | | |
| 1CEAB | 2 | | G2 | | | |
| 1LEAB | 29 | | 2C6 | | | |
| 20EBA | 31 | | 7EN9 | | | |
| 2CEBA | 30 | | G7 | | | |
| 2LEBA | | N | 7C11 | | | |
| 2OEAB | 28 | | 8EN10 | | | |
| 2CEAB | 26 | | G8 | | | |
| 2LEAB | 27 | | 8C12 | | | |
| | 5 | | <u></u> | | 52 | |
| 1A1 | | • • | ∇3 | 5D | | 1B1 |
| | • | | 6D | 4 ⊽ | 54 | |
| 1A2 | 6 | | | | 51 | 1B2 |
| 1A3 | 8 | | | | 49 | 1B3 |
| 1A4 | 9 | | | | 48 | 1B4 |
| 1A5 | 10 | | | | 47 | 1B5 |
| | 12 | | | | 45 | |
| 1A6 | 13 | | | | 44 | 1B6 |
| 1A7 | 14 | | | | 43 | 1B7 |
| 1A8 | | | | | · · · · · | 1B8 |
| | 10 | | | | 42 | |
| 2A1 | 15 | • • | ⊽9 | 11D | 42 | 2B1 |
| 2A1 | | | ⊽9 12D | 11D 10▽ | | |
| 2A1 2A2 | 16 | | | | 41 | |
| | | | | | 41 | 2B1 |
| 2A2 2A3 | 16 | | | | 41 40 38 | 2B1 2B2 2B3 |
| 2A2 2A3 2A4 | 16 17 | ++ ++ ++ ++ | | | 41 40 38 | 2B1 2B2 2B3 2B4 |
| 2A2 2A3 2A4 2A5 | 16 17 19 | | | | 41 40 38 | 2B1 2B2 2B3 2B4 2B5 |
| 2A2 2A3 2A4 2A5 2A6 | 16 17 19 20 | | | | 41 40 38 37 | 2B1 2B2 2B3 2B4 2B5 2B6 |
| 2A2 2A3 2A4 2A5 | 16 17 19 20 21 | | | | 41 40 38 37 36 | 2B1 2B2 2B3 2B4 2B5 |

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



54ACT16543, 74ACT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS126B – MARCH 1990 – REVISED APRIL 1996

logic diagram (positive logic)



To Seven Other Channels



SCAS126B - MARCH 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Storage temperature range, T _{stg} –65°C to 150°C |
|--|

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

| | | 54 | ACT1654 | 43 | 74 | ACT1654 | 13 | UNIT |
|---------------------|------------------------------------|-----------------|---------|-----|-----|---------|-----|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage (see Note 4) | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | h | 2 | | | V |
| VIL | Low-level input voltage | | N. | 0.8 | | | 0.8 | V |
| VI | Input voltage | 0 | RE | VCC | 0 | | VCC | V |
| Vo | Output voltage | 0 | 1 | VCC | 0 | | VCC | V |
| ЮН | High-level output current | | 22 | -24 | | | -24 | mA |
| IOL | Low-level output current | ,0 ⁷ | ~ | 24 | | | 24 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | | 10 | 0 | | 10 | ns/V |
| Т _А | Operating free-air temperature | -55 | | 125 | -40 | | 85 | °C |

NOTES: 3. Unused pins (inputs and I/O) must be held high or low to prevent them from floating.

4. All V_{CC} and GND pins must be connected to the proper voltage power supply.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS126B - MARCH 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DA | RAMETER | TEST CONDITIONS | Vee | Т | ₄ = 25°C | | 54ACT | 16543 | 74ACT | 16543 | UNIT |
|-------|---------------------------|---|-------|------|----------|------|------------|-------|-------|-------|------|
| FA | RAMETER | TEST CONDITIONS | Vcc | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | IOH = -50 μA | 4.5 V | 4.4 | | | 4.4 | | 4.4 | | |
| | | IOH = -30 μA | 5.5 V | 5.4 | | | 5.4 | | 5.4 | | |
| VOH | | I _{OH} = -24 mA | 4.5 V | 3.94 | | | 3.8 | | 3.8 | | V |
| | | IOH = -24 mA | 5.5 V | 4.94 | | | 4.8 | | 4.8 | | |
| | | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | N. | 3.85 | | |
| | | IOL = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | |
| | | ΙΟΓ = 30 μΑ | 5.5 V | | | 0.1 | 4 | 0.1 | | 0.1 | |
| VOL | | I _{OL} = 24 mA | 4.5 V | | | 0.36 | ζ, | 0.44 | | 0.44 | V |
| | | IOL = 24 IIIA | 5.5 V | | | 0.36 | na | 0.44 | | 0.44 | |
| | | $I_{OL} = 75 \text{ mA}^{\dagger}$ | 5.5 V | | | | <i>P</i> 0 | 1.65 | | 1.65 | |
| lj – | Control inputs | $V_{I} = V_{CC}$ or GND | 5.5 V | | | ±0.1 | / | ±1 | | ±1 | μΑ |
| IOZ | A or B ports [‡] | $V_{O} = V_{CC}$ or GND | 5.5 V | | | ±0.5 | | ±5 | | ±5 | μA |
| ICC | - | $V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$ | 5.5 V | | | 8 | | 80 | | 80 | μΑ |
| ∆ICC§ | | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | | | 0.9 | | 1 | | 1 | mA |
| Ci | Control inputs | $V_{I} = V_{CC}$ or GND | 5 V | | 4.5 | | | | | | рĒ |
| Cio | A or B ports | $V_{O} = V_{CC}$ or GND | 5 V | | 12 | | | | | | pF |

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | T _A = 2 | T _A = 25°C 54ACT16543 | | 74ACT | UNIT | | |
|-----------------|--|--------------------|----------------------------------|-----|-------|------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| tw | Pulse duration, LEAB or LEBA low | 7.5 | | 7.5 | N.N | 7.5 | | ns |
| t _{su} | Setup time, data before \overline{LEAB} or \overline{LEBA} | 2.5 | | 2.5 | | 2.5 | | ns |
| th | Hold time, data after LEAB or LEBA↑ | 4 | | 4 | | 4 | | ns |



SCAS126B - MARCH 1990 - REVISED APRIL 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM | то | Т | ₄ = 25°C | ; | 54ACT | 16543 | 74ACT | 16543 | UNIT |
|------------------|--------------|----------|-----|-----------------|------|--------------|-------|-------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| ^t PLH | A or B | B or A | 3.5 | 6.9 | 9.5 | 3.5 | 10.5 | 3.5 | 10.5 | 200 |
| ^t PHL | AOLP | BUIA | 3.1 | 7.3 | 10.7 | 3.1 | 11.6 | 3.1 | 11.6 | ns |
| ^t PLH | LEBA or LEAB | A or B | 3.9 | 8.6 | 12.3 | 3.9 | 13.8 | 3.9 | 13.8 | ns |
| ^t PHL | LEBA OF LEAB | AUB | 3.9 | 8.7 | 12.2 | 3.9 | 13.5 | 3.9 | 13.5 | 115 |
| ^t PZH | | A or B | 2.6 | 7.1 | 10.3 | 2.6 | 11.4 | 2.6 | 11.4 | ns |
| ^t PZL | OEBA OF OEAB | AUID | 3.5 | 8.3 | 11.9 | 3.5 | 13.2 | 3.5 | 13.2 | 115 |
| ^t PHZ | | A or B | 4.1 | 8.2 | 10.5 | 43 | 11.1 | 4.1 | 11.1 | ns |
| ^t PLZ | OEBA or OEAB | AUB | 5 | 7.3 | 9.3 | 05 | 9.6 | 5 | 9.6 | 115 |
| ^t PZH | | A or B | 3.1 | 7.3 | 10.7 | Q 3.1 | 11.7 | 3.1 | 11.7 | 20 |
| ^t PZL | CEBA or CEAB | AUID | 3.9 | 8.5 | 12.2 | 3.9 | 13.5 | 3.9 | 13.5 | ns |
| ^t PHZ | | A or D | 4.6 | 8.5 | 11 | 4.6 | 11.6 | 4.6 | 11.6 | |
| ^t PLZ | CEBA or CEAB | A or B | 5.2 | 7.4 | 9.7 | 5.2 | 10.5 | 5.2 | 10.5 | ns |

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| | | PARAMETER | TEST COM | TYP | UNIT | | |
|---|-----|---|-------------------------|-------------|------|----|----|
| Г | | Outputs enabled | C _I = 50 pF, | f = 1 MHz | 45 | ъE | |
| | Cpd | Power dissipation capacitance per transceiver | Outputs disabled | CL = 50 pF, | | 12 | рF |



SCAS126B - MARCH 1990 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| 74ACT16543DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ACT16543 | Samples |
| 74ACT16543DLR | ACTIVE | SSOP | DL | 56 | 1000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ACT16543 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

16-Apr-2024



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | - | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| 74ACT16543DGGR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |
| 74ACT16543DLR | SSOP | DL | 56 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74ACT16543DGGR | TSSOP | DGG | 56 | 2000 | 367.0 | 367.0 | 45.0 |
| 74ACT16543DLR | SSOP | DL | 56 | 1000 | 367.0 | 367.0 | 55.0 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated