SCBS180E - JUNE 1992 - REVISED MAY 1997

- Members of the Texas Instruments Widebus+<sup>™</sup> Family
- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- UBE<sup>™</sup> (Universal Bus Exchanger) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

- High-Impedance State During Power Up and Power Down
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include 80-Pin Plastic Thin Quad Flat (PN) Package With 12 × 12-mm Body Using 0.5-mm Lead Pitch and 84-Pin Ceramic Quad Flat (HT) Package





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC-IIB, and UBE are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS180E - JUNE 1992 - REVISED MAY 1997

						SN	54 <i>A</i>	BT	H32 (	231 Tof	8 9 VI	.H EW	T P	AC	KA	GE							
		4			G		G		`				,										
	~	ΕĽ	EА	С	Ш	С	ž	18	17	00	υ	g	16	15	4	13	12	g	7	10	ი		
_	A	S			S		С П	ပ က	$\overset{\circ}{\Box}$	$\geq$	Z	U	С П	ပ ျ	$\Box$	$\overset{\circ}{\Box}$	ပ —	С П	С П				
$\int$	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64		
A2[ 1											•											63	C8
A3 2																						62	C7
A4 🗌 3																						61	C6
GND 4																						60	GND
A5 5																						59	C5
A6 6																						58	C4
A7 7																						57	C3
A8 8																						56	C2
A9 9	_																					55	」C1
V <sub>CC</sub> 1	0																					54	Vcc
	1																					53	
	2																					52	
	3																					51	_B18
	4																					50	
	5																					49	
	0																					48	
	/ 0																					47	
	0																					40	
	9																					43	
	1																					44	
AIT L 2	' 	22	24	25	26	27	20	20	20	24	22	22	24	25	26	27	20	20	10	14	1 10	, ,	
		23	24	25	20		20	29	50		52	33	54	55	50	57	30	39	40	4			
	A18	ΥĀ	ЧŲ	EB	LB	Ш	Ä	Ю	B2	°C/	S	Z	B3	B4	B5	BG	B7	ДD	B8	Bg	310		
	1	ป	_	O	S	_	С			/		G						G					



### description

The 'ABTH32318 consist of three 18-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports.

Data flow in each direction is controlled by the output-enable ( $\overline{OEA}$ ,  $\overline{OEB}$ , and  $\overline{OEC}$ ), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock (CLKA, CLKB, and CLKC) inputs. The A data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low logic level. If LEA is low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



### description (continued)

The SN54ABTH32318 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH32318 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### **Function Tables**

#### STORAGE<sup>†</sup>

I	NPUTS		
CLKA	LEA	Α	001901
$\uparrow$	L	L	L
$\uparrow$	L	Н	н
Н	L	Х	Q <sub>0</sub> ‡
L	L	Х	Q <sub>0</sub> ‡
Х	Н	L	L
Х	Н	Н	н

<sup>†</sup> A-port register shown. B and C ports are similar but use CLKB, CLKC, LEB, and LEC.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established

#### A-PORT OUTPUT

INP	UTS	
OEA	SELA	OUTPUTA
Н	Х	Z
L	Н	Output of C register
L	L	Output of B register

### **B-PORT OUTPUT**

INP	UTS	
OEB	SELB	OUTPUTB
Н	Х	Z
L	Н	Output of A register
L	L	Output of C register

### C-PORT OUTPUT

INP	UTS	
OEC	SELC	OUTPUTC
Н	Х	Z
L	Н	Output of B register
L	L	Output of A register



SCBS180E - JUNE 1992 - REVISED MAY 1997

### logic diagram (positive logic)



Pin numbers shown are for the PN package.



SCBS180E - JUNE 1992 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABTH32318 SN74ABTH32318	0.5 V to 7 V 0.5 V to 7 V 0.5 V to 5.5 V 
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): PN package	62°C/W
Storage temperature range, $T_{stg}$	. –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

### recommended operating conditions (see Note 3)

			SN54ABT	H32318	SN74ABT	H32318	LINUT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EN.	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		00	VCC	0	VCC	V
ЮН	High-level output current		C.	-24		-32	mA
IOL	Low-level output current	_	201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	R	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.



SCBS180E - JUNE 1992 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETER	TEST CON		SN54	ABTH32	2318	SN74	ABTH32	2318	
	RAMETER	TEST CONL	DITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -3 mA	2.5			2.5			
Val		$V_{CC} = 5 V,$	I <sub>OH</sub> = -3 mA	3			3			V
⊻ОН			I <sub>OH</sub> = -24 mA	2						v
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA				2			
Vei			I <sub>OL</sub> = 48 mA			0.55			0.55	V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55			0.55	v
V <sub>hys</sub>					100	7		100		mV
	Control inputs	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	
1	A, B, or C ports	$V_{CC} = 2.1 V \text{ to } 5.5 V,$	$V_I = V_{CC}$ or GND		351	±20			±20	μΑ
4.4. 1.5	A P or C porto		V <sub>I</sub> = 0.8 V	100	2		100			
'l(hold)	A, B, OFC ports	VCC = 4.5 V	V <sub>I</sub> = 2 V	-100	S		-100			μΑ
IOZPU <sup>‡</sup>		$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$	V to 2.7 V, $\overline{OE} = X$	ć	3	±50			±50	μΑ
IOZPD <sup>‡</sup>		$V_{CC} = 2.1 V \text{ to } 0, V_{O} = 0.5$	5 V to 2.7 V, OE = X	40		±50			±50	μΑ
l <sub>off</sub>		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100			±100	μΑ
ICEX		$V_{CC}$ = 5.5 V, $V_{O}$ = 5.5 V	Outputs high			50			50	μΑ
۱ <sup>0§</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-100	-180	mA
		$V_{CC} = 5.5 V_{.}$	Outputs high			2			2	
ICC		$I_{O} = 0,$	Outputs low			45			45	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled			1			1	
∆ICC <sup>¶</sup>		$V_{CC} = 5.5 V$ , One input at 3 Other inputs at $V_{CC}$ or GN	3.4 V, D			0.5			0.5	mA
Ci	Control inputs	VI = 2.5 V or 0.5 V			3			3		pF
Cio	A, B, or C ports	V <sub>O</sub> = 2.5 V or 0.5 V			11.5			11.5		pF

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> This parameter is specified by characterization.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54ABT	H32318	SN74ABTH	H32318	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			150		150	MHz	
	Dulas duration	LE high	3.3	VIE VIE	3.3		-	
١W		CLK high or low	3.3	RF.	3.3		115	
	Setur time	A, B, or C before CLK↑	2.4	ζ	2.4			
<sup>I</sup> SU	Setup time	A, B, or C before LE $\downarrow$	2.1		2.1		ns	
+.	Hold time	A, B, or C after CLK↑	d.4		1.4			
ĥ		A, B, or C after LE $\downarrow$	<b>Q</b> 2.1		2.1		115	



SCBS180E - JUNE 1992 - REVISED MAY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	SN54ABTH	132318	SN74ABT	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	ONIT	
fmax			150		150		MHz	
<sup>t</sup> PLH	A B or C	C B or A	1.4	6.5	1.4	6.1	ne	
<sup>t</sup> PHL	A, B, 01 C	C, B, 01 A	1.1	6.8	1.1	6.6	115	
<sup>t</sup> PLH	<u>QEI</u>	A B or C	1.4	6.7	1.4	6.5	200	
<sup>t</sup> PHL	JEL	A, B, OFC	1.8	6.8	1.8	6.5	115	
<sup>t</sup> PLH	15	A B or C	2.6	8	2.6	7.5	200	
<sup>t</sup> PHL	LL	A, B, OFC	2.6	7.4	2.6	6.9	115	
<sup>t</sup> PLH	CLK	A P or C	2.5	8	2.5	7.4	20	
<sup>t</sup> PHL	OLK	A, B, OFC	2.5	7.2	2.5	6.7	115	
<sup>t</sup> PZH		A B or C	<b>Q</b> 1.4	6.9	1.4	6.8	ne	
tPZL	UE	A, B, OFC	2.4	7.2	2.4	7.1	115	
<sup>t</sup> PHZ		A B or C	1	6.4	1	6.2	200	
tPLZ		A, B, 01 C	2	6.4	2	6	115	



SCBS180E - JUNE 1992 - REVISED MAY 1997



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins Pack Qt	ge Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABTH32318PN	ACTIVE	LQFP	PN	80 11	RoHS & Greer	NIPDAU	Level-3-260C-168 HR	-40 to 85	ABTH32318	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### Texas Instruments

www.ti.com

### TRAY



P1 - Tray unit pocket pitch

CW - Measurement for tray edge (Y direction) to corner pocket center – CL - Measurement for tray edge (X direction) to corner pocket center

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
SN74ABTH32318PN	PN	LQFP	80	119	7 x 17	150	315	135.9	7620	17.9	14.3	13.95

# PACKAGE MATERIALS INFORMATION

5-Jan-2022

# **PN0080A**



# **PACKAGE OUTLINE**

# LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing All lifear differsions are in minimeters, vary amore per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.



# **PN0080A**

# **EXAMPLE BOARD LAYOUT**

## LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



# PN0080A

# **EXAMPLE STENCIL DESIGN**

## LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated