SCBS248F - JULY 1993 - REVISED JUNE 2004

- Members of the Texas Instruments
   Widebus™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up and Power Down
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Flow-Through Architecture Optimizes PCB Lavout
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

## description/ordering information

The 'ABT162827A devices are noninverting 20-bit buffers composed of two 10-bit buffers with separate output-enable signals. For either 10-bit buffer, the two output-enable (1OE1 and 1OE2, or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

#### SN54ABT162827A . . . WD PACKAGE SN74ABT162827A . . . DGG OR DL PACKAGE (TOP VIEW)

|                   |            |        | -  |   |              |
|-------------------|------------|--------|----|---|--------------|
| 10E1              | 1          | $\cup$ | 56 | h | 10E2         |
| 1Y1               | 2          |        | 55 | ħ | 1A1          |
| 1Y2               | 3          |        | 54 | ħ | 1A2          |
| GND[              | 4          |        | 53 | 6 | GND          |
| 1Y3[              | 5          |        | 52 | 6 | 1A3          |
| 1Y4[              | 6          |        | 51 | 6 | 1A4          |
| V <sub>CC</sub> [ | 7          |        | 50 | 6 | $V_{CC}$     |
| 1Y5[              | 8          |        | 49 | 6 | 1A5          |
| 1Y6[              | 9          |        | 48 | 6 | 1A6          |
| 1Y7[              | 10         |        | 47 | þ | 1A7          |
| GND[              | 11         |        | 46 | þ | GND          |
| 1Y8[              | 12         |        | 45 | þ | 1A8          |
| 1Y9[              | 13         |        | 44 |   | 1A9          |
| 1Y10[             | 14         |        | 43 | þ | 1A10         |
| 2Y1[              | 15         |        | 42 |   | 2A1          |
| 2Y2[              | 16         |        | 41 |   | 2A2          |
| 2Y3[              | 17         |        | 40 |   | 2A3          |
| GND[              | 18         |        | 39 |   | GND          |
| 2Y4[              | 19         |        | 38 |   | 2A4          |
| 2Y5[              | 20         |        | 37 |   | 2A5          |
| 2Y6[              | 21         |        | 36 |   | 2A6          |
| v <sub>cc</sub> [ | 22         |        | 35 |   | $V_{CC}$     |
| 2Y7[              | 23         |        | 34 |   | 2A7          |
| 2Y8[              | 24         |        | 33 |   | 2A8          |
| GND[              | 25         |        | 32 |   | GND          |
| 2Y9[              | 26         |        | 31 | 0 | 2A9          |
| 2Y10              | 27         |        | 30 | 0 | 2 <u>A10</u> |
| 20E1              | 28         |        | 29 | P | 20E2         |
|                   | lacksquare |        |    | , |              |

#### ORDERING INFORMATION

| TA             | PACK        | AGEŤ          | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|-------------|---------------|--------------------------|---------------------|
|                | CCOD DI     | Tube          | SN74ABT162827ADL         | ADT40007A           |
| -40°C to 85°C  | SSOP – DL   | Tape and reel | SN74ABT162827ADLR        | ABT162827A          |
|                | TSSOP - DGG | Tape and reel | SN74ABT162827ADGGR       | ABT162827A          |
| -55°C to 125°C | CFP – WD    | Tube          | SNJ54ABT162827AWD        | SNJ54ABT162827AWD   |

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCBS248F - JULY 1993 - REVISED JUNE 2004

## description/ordering information (continued)


These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  shall be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE** (each 10-bit buffer)

|     | INPUTS | OUTPUT |   |
|-----|--------|--------|---|
| OE1 | OE2    | Α      | Υ |
| L   | L      | L      | L |
| L   | L      | Н      | Н |
| Н   | X      | Χ      | Z |
| Х   | Н      | Χ      | Z |

## logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>                                    | -0.5~V to $7~V$ |
|--|-----------------|
| Input voltage range, V <sub>I</sub> (see Note 1)                         | –0.5 V to 7 V   |
| Voltage range applied to any output in the high or power-off state, VO – | 0.5 V to 5.5 V  |
| Current into any output in the low state, IO                             | 30 mA           |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)                | –18 mA          |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)               | –50 mA          |
| Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package     | 64°C/W          |
| DL package   | 56°C/W          |
| Storage temperature range, T <sub>stg</sub>                              | 35°C to 150°C   |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 3)

|                     |                                    | SN54ABT | 162827A         | SN74ABT1 | 62827A | LINUT |
|---------------------|------------------------------------|---------|-----------------|----------|--------|-------|
|                     |                                    | MIN     | MAX             | MIN      | MAX    | UNIT  |
| Vcc                 | Supply voltage                     | 4.5     | 5.5             | 4.5      | 5.5    | V     |
| VIH                 | High-level input voltage           | 2       | 2               | 2        |        | V     |
| V <sub>IL</sub>     | Low-level input voltage            |         | 0.8             |          | 0.8    | V     |
| VI                  | Input voltage                      | 0       | V <sub>CC</sub> | 0        | Vcc    | V     |
| lOH                 | High-level output current          | 1       | -3              |          | -12    | mA    |
| loL                 | Low-level output current           | 2       | 8               |          | 12     | mA    |
| Δt/ΔV               | Input transition rise or fall rate | 70%     | 10              |          | 10     | ns/V  |
| Δt/ΔV <sub>CC</sub> | Power-up ramp rate                 | 200     |                 | 200      |        | μs/V  |
| TA                  | Operating free-air temperature     | -55     | 125             | -40      | 85     | °C    |

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54ABT162827A, SN74ABT162827A 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS248F - JULY 1993 - REVISED JUNE 2004

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                    |                         |  | DITIONS                   | Т    | A = 25°C | ;    | SN54ABT16 | 62827A | SN74ABT1 | 62827A |      |
|--------------------|-------------------------|--|---------------------------|------|----------|------|-----------|--------|----------|--------|------|
| PARAM              | METER                   | TEST CON   | IDITIONS                  | MIN  | TYP      | MAX  | MIN       | MAX    | MIN      | MAX    | UNIT |
| VIK                |                         | $V_{CC} = 4.5 \text{ V},$  | $I_{I} = -18 \text{ mA}$  |      |          | -1.2 |           | -1.2   |          | -1.2   | V    |
|                    |                         | $V_{CC} = 4.5 \text{ V},$  | $I_{OH} = -1 \text{ mA}$  | 3.35 |          |      | 3.35      |        | 3.35     |        |      |
| \/                 |                         | V <sub>CC</sub> = 5 V,   | $I_{OH} = -1 \text{ mA}$  | 3.85 |          |      | 3.85      |        | 3.85     |        | V    |
| VOH                |                         | V 45V  | $I_{OH} = -3 \text{ mA}$  | 3.1  |          |      | 3.1       |        | 3.1      |        | V    |
|                    | V <sub>CC</sub> = 4.5 V |  | $I_{OH} = -12 \text{ mA}$ | 2.6* |          |      |           |        | 2.6      |        |      |
| \/-:               |                         | V 45V  | $I_{OL} = 8 \text{ mA}$   |      | 0.4      |      |           | 8.0    |          | 0.65   | V    |
| VOL                |                         | V <sub>CC</sub> = 4.5 V  | $I_{OL} = 12 \text{ mA}$  |      |          | 0.8* |           |        |          | 0.8    | V    |
| V <sub>hys</sub>   |                         |  |                           |      | 100      |      |           |        |          |        | mV   |
| П                  |                         | $V_{CC} = 0 \text{ to } 5.5 \text{ V}, \text{ V}_{I}$  | = V <sub>CC</sub> or GND  |      |          | ±1   |           | ±1     |          | ±1     | μΑ   |
| lozpu              |                         | $V_{CC} = 0 \text{ to } 2.1 \text{ V},$<br>$V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$                | OE = X                    |      |          | ±50  |           | ±50    |          | ±50    | μΑ   |
| IOZPD              |                         | $V_{CC} = 2.1 \text{ V to } 0,$<br>$V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$                        |                           |      | ±50      | 4    | ±50       |        | ±50      | μА     |      |
| I <sub>OZH</sub> ‡ |                         | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$<br>$V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$ |                           |      | 10       | CYD  | 10        |        | 10       | μА     |      |
| l <sub>OZL</sub> ‡ |                         | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$<br>$V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$ | ',<br>/                   |      |          | -10  | 300       | -10    |          | -10    | μА   |
| l <sub>off</sub>   |                         | $V_{CC} = 0$ , $V_I$ or $V_O \le$  | 4.5 V                     |      |          | ±100 | Q         |        |          | ±100   | μΑ   |
| ICEX               |                         | V <sub>CC</sub> = 5.5 V,<br>V <sub>O</sub> = 5.5 V   | Outputs high              |      |          | 50   |           | 50     |          | 50     | μА   |
| I <sub>O</sub> §   |                         | V <sub>CC</sub> = 5.5 V,   | V <sub>O</sub> = 2.5 V    | -25  | -75      | -100 | -25       | -100   | -25      | -100   | mA   |
| _                  |                         | V <sub>CC</sub> = 5.5 V,   | Outputs high              |      |          | 2    |           | 2      |          | 2      |      |
| ICC                |                         | $I_{O} = 0$ ,  | Outputs low               |      |          | 32   |           | 32     |          | 32     | mA   |
|                    |                         | $V_I = V_{CC}$ or GND  | Outputs disabled          |      |          | 2    |           | 2      |          | 2      |      |
|                    | Data                    | V <sub>CC</sub> = 5.5 V,<br>One input at 3.4 V,  | Outputs enabled           |      |          | 1    |           | 1.5    |          | 1      |      |
| ΔI <sub>CC</sub> ¶ | inputs                  | Other inputs at V <sub>CC</sub> or GND   | Outputs disabled          |      | 0.0      |      |           | 1      |          | 0.05   | mA   |
|                    | Control inputs          | $V_{CC} = 5.5 \text{ V}$ , One in Other inputs at $V_{CC}$   |                           |      |          | 1.5  |           | 1.5    |          | 1.5    |      |
| Ci                 |                         | $V_{ } = 2.5 \text{ V or } 0.5 \text{ V}$  |                           |      | 4        |      |           |        |          |        | pF   |
| Co                 |                         | $V_0 = 2.5 \text{ V or } 0.5 \text{ V}$  |                           |      | 7        |      |           |        |          |        | pF   |

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## SN54ABT162827A, SN74ABT162827A **20-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS248F - JULY 1993 - REVISED JUNE 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM    | TO (OUTPUT) | V <sub>(</sub> | V <sub>CC</sub> = 5 V,<br>T <sub>A</sub> = 25°C |     |     | 162827A | SN74ABT1 | UNIT |    |
|------------------|---------|-------------|----------------|---|-----|-----|---------|----------|------|----|
|                  | (INPUT) | (OUTPUT)    | MIN            | TYP   | MAX | MIN | MAX     | MIN      | MAX  |    |
| <sup>t</sup> PLH |         | V           | 1              | 2.1   | 3.6 | 1   | 4.1     | 1        | 3.9  |    |
| t <sub>PHL</sub> | Α       | Y           | 1.1            | 2.8   | 4.2 | 1.1 | 5       | 1.1      | 4.7  | ns |
| <sup>t</sup> PZH | ŌĒ      | V           | 1.5            | 3.4   | 6.3 | 1.5 | 7.2     | 1.5      | 6.9  |    |
| t <sub>PZL</sub> | OE      | Y           | 1.6            | 3.5   | 5.3 | 1.6 | 6.6     | 1.6      | 6.3  | ns |
| <sup>t</sup> PHZ | ŌĒ      | V           | 2.1            | 4.1   | 6.5 | 2.1 | 6.8     | 2.1      | 6.6  | 20 |
| t <sub>PLZ</sub> | OE .    | Y           | 1.5            | 3.5   | 5.9 | 1.5 | 7.3     | 1.5      | 6.3  | ns |

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

| Orderable Device   | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
|                    |        |              |                    |      |                |              | (6)                           |                    |              |                         |         |
| SN74ABT162827ADGGR | ACTIVE | TSSOP        | DGG                | 56   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ABT162827A              | Samples |
| SN74ABT162827ADL   | ACTIVE | SSOP         | DL                 | 56   | 20             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ABT162827A              | Samples |
| SN74ABT162827ADLR  | ACTIVE | SSOP         | DL                 | 56   | 1000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ABT162827A              | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device             | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ABT162827ADGGR | TSSOP           | DGG                | 56 | 2000 | 330.0                    | 24.4                     | 8.6        | 15.6       | 1.8        | 12.0       | 24.0      | Q1               |
| SN74ABT162827ADLR  | SSOP            | DL                 | 56 | 1000 | 330.0                    | 32.4                     | 11.35      | 18.67      | 3.1        | 16.0       | 32.0      | Q1               |

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins    | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|---------|------|-------------|------------|-------------|
| SN74ABT162827ADGGR | TSSOP        | DGG             | 56 2000 |      | 367.0       | 367.0      | 45.0        |
| SN74ABT162827ADLR  | SSOP         | DL              | 56      | 1000 | 367.0       | 367.0      | 55.0        |

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**



#### \*All dimensions are nominal

| Device           | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74ABT162827ADL | DL           | SSOP         | 56   | 20  | 473.7  | 14.24  | 5110   | 7.87   |

## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated