





CD54AC574, CD74AC574, CD54ACT574, CD74ACT574

SCHS292A – DECEMBER 1998 – REVISED MAY 2024

CDx4AC574, CDx4ACT574 Octal D-Type Flip-Flop, 3-State Positive-Edge-Triggered

1 Features

Texas

INSTRUMENTS

- SCR-latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- ± 24mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50ohm transmission lines


2 Description

The CDx4AC574 and the CDx4ACT574 octal D-type, 3-state, positive-edge-triggered flip-flops use the RCA ADVANCED CMOS technology.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾
CDx4AC/ACT574	DW (SOIC, 20)	12.80mm × 10.3mm	12.80mm × 7.50mm
	N (PDIP, 20)	24.33mm × 9.4mm	24.33mm × 6.35mm

- (1) For all available packages, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Functional Block Diagram

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.



Table of Contents

1 Features1
2 Description1
3 Pin Configuration and Functions
4 Specifications
4.1 Absolute Maximum Ratings4
4.2 ESD Ratings
4.3 Recommended Operating Conditions4
4.4 Thermal Information4
4.5 Static Electrical Characteristics: AC Series5
4.6 Static Electrical Characteristics: ACT Series5
4.7 Prerequisite for Switching: AC Series
4.8 Switching Characteristics: AC Series
4.9 Prerequisite for Switching: ACT Series
4.10 Switching Characteristics: ACT Series
5 Parameter Measurement Information
6 Detailed Description11

6.1 Overview	11
6.2 Functional Block Diagram	11
6.3 Device Functional Modes	
7 Application and Implementation	12
7.1 Power Supply Recommendations	
7.2 Layout	
8 Device and Documentation Support	
8.1 Documentation Support (Analog)	13
8.2 Receiving Notification of Documentation Upd	
8.3 Support Resources	13
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	13
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	14



3 Pin Configuration and Functions




Figure 3-1. CDx4AC/ACT574 DW Package, 20-Pin SOIC; N Package, 20-Pin PDIP (Top View)

Table	3-1.	Pin	Functions	

PIN		ТҮРЕ	DESCRIPTION
NAME	NO.		DESCRIPTION
ŌĒ	1	I	Active low enable
1Q	2	0	Data output
1D	3	I	Data input
2D	4	I	Data input
2Q	5	0	Data output
3Q	6	0	Data output
3D	7	I	Data input
4D	8	I	Data input
4Q	9	0	Data output
GND	10	-	Ground pin
CLK	11	I	Clock pin
5Q	12	0	Data output
5D	13	I	Data input
6D	14	I	Data input
6Q	15	0	Data output
7Q	16	0	Data output
7D	17	I	Data input
8D	18	I	Data input
8Q	19	0	Data output
V _{CC}	20	-	Power pin



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
V _{CC}	Supply-voltage	-0.5	6	V	
I _{IK}	Input diode current	(V _I < -0.5 V or V _I > V _{CC} + 0.5 V)		±20	mA
l _{Ok}	Output diode current	$(V_{o} < -0.5 V \text{ or } Vo > V_{CC} + 0.5 V)$		±50	mA
lo	Output source or sink current per output pin	$(V_{O} > -0.5 V \text{ or } V_{O} < V_{CC} \pm 0.5 V)$		±50	mA
	V_{CC} or ground current (I _{CC} or I _{GND})		±100	mA ⁽²⁾	
T _{stg}	Storage temperature		-65	+150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For up to 4 outputs per device; add ± 25 mA for each additional output.

4.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	CHARACTERISTIC	MIN	MAX	UNIT
V _{CC} ⁽²⁾	Supply-voltage range: (For T_A = full package-temperature range)			
	AC types	1.5	5.5	V
	ACT types	4.5	5.5	V
V _I , V _O	Input or output voltage	0	V _{CC}	V
T _A	Operating temperature	-55	+ 125	°C
	Input rise and fall slew rate			
dt/dv	at 1.5 V to 3 V (AC types)	0	50	ns/V
	at 3.6 V to 5.5 V (AC types)	0	20	ns/V
	at 4.5 V to 5.5 V (ACT types)	0	10	ns/V

(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report: Implications of Slow or FLoating CMOS Inputs.

(2) Unless otherwise specified, all voltages are referenced to ground.

4.4 Thermal Information

		CDx4A0	C/ACT574	
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	N (PDIP)	UNIT
		20 PINS	20 PINS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	101.2	50	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2024 Texas Instruments Incorporated



4.5 Static Electrical Characteristics: AC Series

		TE	ST			AMBIEN	T TEMPER	ATURE (T _A) - °C					
	CHARACTERISTICS	CONDI	TIONS	V _{cc} (V)	+25	;	-40 to +	-85	-55 to +	125	UNIT			
		V _I (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX				
				1.5	1.2	_	1.2	_	1.2					
VIH	High-Level Input Voltage			3	2.1	_	2.1	—	2.1	—	V			
				5.5	3.85	—	3.85	—	3.85	—				
				1.5	_	0.3	—	0.3	_	0.3				
VIL	Low-Level Input Voltage			3	_	0.9	_	0.9		0.9	V			
				5.5	—	1.65	—	1.65	—	1.65				
			-0.05	1.5	1.4	_	1.4	_	1.4					
			-0.05	3	2.9	—	2.9	—	2.9					
	High-Level Output Voltage					-0.05	4.5	4.4	—	4.4	—	4.4	_	
V _{OH}		$V_{\text{IH}} \text{ or } V_{\text{IL}}$	-4	3	2.58	_	2.48	—	2.4	_	V			
				,	-24	4.5	3.94	_	3.8	_	3.7	_		
			-75	5.5		—	3.85	_						
			-50	5.5	—		_	—	3.85					
			0.05	1.5	—	0.1	_	0.1	—	0.1				
						0.05	3	—	0.1	_	0.1	—	0.1	
			0.05	4.5	—	0.1	—	0.1	—	0.1				
V _{OL}	Low-Level Output Voltage	V _{IH} or V _{IL} (1) _, (2)	12	3		0.36	_	0.44		0.5	V			
		,	24	4.5	—	0.36	_	0.44	_	0.5				
			75	5.5		—		1.65	_					
			50	5.5		—		—		1.65				
I _I	Input Leakage Current	V _{CC} or GND		5.5		±0.1	_	±1	_	±1	μA			
I _{OZ}	3-State Leakage Current	V _{IH} or V _{IL} V _O = V _{CC} or GND		5.5	_	±0.5	_	±5	_	±10	μA			
I _{CC}	Quiescent Supply Current, MSI	V _{CC} or GND	0	5.5		8	_	80	_	160	μA			

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2) Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C. 75 ohms at +125°C.

4.6 Static Electrical Characteristics: ACT Series

			TEST CONDITIONS			AMBIEN	T TEMPER	ATURE ((T _A) - °C		
CHARACTERISTICS		1231 001			TEST CONDITIONS		+25		-40 to +	+85	-55 to.+
		V ₁ (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IH}	High-Level Input Voltage			4.5 to 5.5	2	_	2	_	2	_	V
VIL	Low-Level Input Voltage			4.5 to 5.5	_	0.8	_	0.8	_	0.8	V
			-0.05	4.5	4.4	_	4.4	_	4.4	—	
V	High-Level Output Voltage	V _{IH} or V _{IL} (1), (2)	-24	4.5	3.94	_	3.8	_	3.7	_	V
V _{OH}	nign-∟evei Output voltage	(1), (2)	-75	5.5	_	_	3.85	_	_	_	v
			-50	5.5	_		_	—	3.85	—	

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 5

CD54AC574, CD74AC574, CD54ACT574, CD74ACT574 SCHS292A – DECEMBER 1998 – REVISED MAY 2024



		TEST CON				AMBIEN	T TEMPER	ATURE	(T _A) - °C		
	CHARACTERISTICS	TEST COM		V _{cc} (V)	+25		-40 to +	+85	-55 to.+	125	UNIT
		V ₁ (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			0.05	4.5	—	±0.1		±.1	—	±.1	
V	Low-Level Output Voltage	V_{IH} or V_{IL}	24	4.5	—	0.36	_	0.44	—	0.5	V
V _{OL} Lo		(1) (2)	75	5.5	_	—		1.65	_	—	v
			50	5.5	_	—		_	_	1.65	
I _I	Input Leakage Current	V _{CC} or GND		5.5		±0.1		±1		±1	μA
I _{OZ}	3-State Leakage Current	V _{IH} or V _{IL} V _O = V _{CC} or GND		5.5		±0.5		±5	_	±10	μA
I _{CC}	Quiescent Supply Current, MSI	V _{CC} or GND	0	5.5	_	8		80	_	160	μA
ΔI _{CC}	Additional Quiescent Supply Current per Input Pin	V _{CC} -2.1		4.5 to		2.4		2.8	_	3	mA
	TTL Inputs High			5.5				-		-	
	1 Unit Load										

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2) Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at + 125°C.

Table 4-1. Act Input Loading Table

INPUT	UNIT LOADS ⁽¹⁾
D, OE	0-7
СР	1.17

(1) Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

4.7 Prerequisite for Switching: AC Series

			AMBIEN	ATURE (T _A) -°	с		
SYMBOL	CHARACTERISTICS	V _{cc} (V)	-40 to +8	35	-55 to +12	25	UNIT
			MIN	MAX	MIN	MAX	
		1.5	44	_	50	—	
t _W	Clock Pulse Width	3.3 ⁽¹⁾	4.9	_	5.6	_	ns
		5 ⁽²⁾	3.5	_	4	_	
		1.5	2	_	2	_	
t _{SU}	Setup Time Data to Clock	3.3	2	_	2	_	ns
		5	2	_	2	_	
		1.5	2	_	2	—	
t _H	Hold Time Data to Clock	3.3	2	_	2	_	ns
		5	2	_	2	_	
f _{MAX}		1.5	11	_	10	_	
	Maximum Clock Frequency	3.3	101	_	89	_	MHz
		5	143	_	125	—	

(1) 3.3 V; min. is @ 3 V

(2) 5 V: min. is @ 4.5 V

Copyright © 2024 Texas Instruments Incorporated



4.8 Switching Characteristics: AC Series

 $_{r}$ t_l = 3 ns, C_L = 50 pF

			AMBIEN	T _A) -°C			
SYMBOL	CHARACTERISTICS	V _{cc} (V)	-40 to	+85	-55 to +125		UNIT
			MIN	MAX	MIN	MAX	
		1.5	_	123	_	135	
t _{PLH} t _{PHL}	Propagation Delays: Clock to Q AC574	3.3 ⁽¹⁾	4	13.7	3.8	15.1	ns
		5 ⁽²⁾	2.9	9.8	2.7	10.8	
		1.5	_	128	_	141	
t _{PLH} t _{PHL}	Clock to \overline{Q} AC564	3.3	4.1	14.4	4	15.8	ns
		5	2.9	10.3	2.8	11.3	
t _{PZL} t _{PZH}	Output Enable to Q, O	1.5	_	165	_	181	ns
		3.3	5.6	19.2	5.5	21.8	
		5	3.7	13.2	3.6	14.5	
	Output Disable to Q, \overline{Q}	1.5	_	165	_	181	ns
t _{PLZ} t _{PHZ}		3.3	4.7	16.5	4.5	18.1	
		5	3.7	13.2	3.6	14.5	
C _{PD} ⁽³⁾	Power Dissipation Capacitance	_		67 Typ.		67 Typ.	pF
	Min. (Valley) V _{OH}						
V _{OHV}	During Switching of Other Outputs (Output Under Test Not Switching)	5	4 Typ. @25°C				V
	Max. (Peak) V _{OL}						
V _{OLP}	During Switching of Other Outputs (Output Under Test Not Switching)	5	5 1 Typ. @25°C		@25°C		V
CI	Input Capacitance	_	_	10	_	10	pF
Co	3-State Output Capacitance	_	_	15	_	15	pF

(1) 3.3 V: min. is @ 3.6 V

(2) 5 V: min. is @ 5.5 V

(3) C_{PD} is used to determine the dynamic power consumption, per flip flop.

4.9 Prerequisite for Switching: ACT Series

	CHARACTERISTICS		AMBIEN	°C			
SYMBOL		V _{cc} (V)	-40 to +85		-55 to+1	25	UNIT
			MIN	MAX	MIN	MAX	
t _W	Clock Pulse Width	5 ⁽¹⁾	3.9	_	4.5	_	ns
t _{SU}	Setup Time Data to Clock	5	2	_	2	_	ns
t _H	Hold Time Data to Clock	5	2.6	_	3	_	ns
f _{MAX}	Maximum Clock Frequency	5	125	_	110	_	MHz

(1) 5 V: min. is @ 4.5 V

4.10 Switching Characteristics: ACT Series

 t_r , t, = 3 ns, C_L - 50 pF

			AMBIEN				
SYMBOL	CHARACTERISTICS	V _{cc} (V)	-40 to +85		-55 to	+125	UNITS
			MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation Delays: Clock to Q ACT574	5 ⁽¹⁾	2.9	10.2	2.8	11.2	ns
t _{PLH} t _{PHL}	Clock to \overline{Q} ACT564	5	3	10.6	2.9	11.7	ns

CD54AC574, CD74AC574, CD54ACT574, CD74ACT574 SCHS292A – DECEMBER 1998 – REVISED MAY 2024



t_r , t, = 3 ns, C_L - 50 pF


			AMBIEN	ІТ ТЕМРЕ	RATURE (T	_А) -°С	
SYMBOL	CHARACTERISTICS	V _{cc} (V)	-40 to +85		-55 to	+125	UNITS
			MIN	MAX	MIN	MAX	
t _{PLZ} t _{PHZ} t _{PZL} t _{PZH}	Output Enable and Disable to Q ACT574	5	3.7 13.2		3.6	14.5	ns
t _{PLZ} t _{PHZ} t _{PZL} t _{PZH}	Output Enable and Disable to \overline{Q} ACT564	5	3.7 13.2		3.6	14.5	ns
C _{PD} ⁽²⁾	Power Dissipation Capacitance	_		67 Typ.		67 Typ.	pF
V _{OHV}	Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	5	4 Typ. @25°C			V	
V _{OLP}	Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	5	1 Typ. @ 25°C			V	
CI	Input Capacitance	—	_	10	_	10	pF
Co	3-State Output Capacitance	—	_	15	_	15	pF

(1) 5 V: min. is @ 5.5 V

(2) C_{PD} is used to determine the dynamic power consumption, per flip flop.



5 Parameter Measurement Information



V_{OHV} AND V_{OLP} are measured with respect to a ground REFERENCE NEAR THE OUTPUT UNDER TEST. Α.

TPHZ

OUTPUTS

C

0


0

OUTPUT: LOW

OUTPUT: HIGH

OTHER

- INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR \leq 1 MHz, t_r = 3 ns, t_f = 3 ns, SKEW 1 ns. Β.
- R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED С WITH 0.1 µF CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.
- D. 92CS-42406



TPZH

500 Q*

0.2 VCC VOL (# GND)

0.8 VCC VOH (≠ VCC)

٧s

OUTPUTS GND (IPHZ. IPZH) OPEN (IPHL. IPLH)

2 VCC (IPLZ, IPZL). (OPEN DRAIN)

Figure 5-1. Simultaneous Switching Transient Waveforms.


DUT WITH 3-STATE OUTPUT (TIED HIGH OR LOW) O OUT CL 50 of 500 Q R1 92CM-42405 POR AC SERIES ONLY: WHEN VCC + 1.5 V, RL = 1 KO


DISABLED

Figure 5-2. Three-state Propagation Delay Waveforms and Test Circuit.

CD54AC574, CD74AC574, CD54ACT574, CD74ACT574 SCHS292A – DECEMBER 1998 – REVISED MAY 2024







*FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 kΩ

9215 42389

Figure 5-3. Propagation Delays Times and Test Circuit.

	CD54/74AC	CD54/74ACT
Input Level	V _{CC}	3 V
Input Switching Voltage, V_S	0 5 V _{CC}	1.5 V
Output Switching Voltage, V_S	0.5 V _{CC}	0 5 V _{CC}

Copyright © 2024 Texas Instruments Incorporated



11

6 Detailed Description


6.1 Overview

The CD54/74AC574 and the CD54/74ACT574 octal D-type, 3-state, positive-edge-triggered flip-flops use the RCA ADVANCED CMOS technology. The eight flip-flops enter data into their registers on the LOW-to-HIGH transition of the clock (CP). The Output Enable (\overline{OE}) controls the 3-state outputs and is independent of the register operation. When the Output Enable (\overline{OE}) is HIGH, the outputs are in the high-impedance state. The CD54/74AC/ACT574 share the same pin configurations, and the CD54/74AC/ACT574 has non-inverted outputs.

The CD74AC/ACT574 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT574, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

6.2 Functional Block Diagram



6.3 Device Functional Modes

Output Enable	Latch Enable	Data	AC/ACT373 Output				
L	Н	Н	Н				
L	Н	L	L				
L	L	I	L				
L	L	h	Н				
Н	Х	Х	Z				

Table 6-1. Truth Table



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 4.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

Copyright © 2024 Texas Instruments Incorporated



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY				
CD54AC574	Click here	Click here	Click here	Click here	Click here				
CD74AC574	Click here	Click here	Click here	Click here	Click here				
CD54ACT574	Click here	Click here	Click here	Click here	Click here				
CD74ACT574	Click here	Click here	Click here	Click here	Click here				

Table 8-1. Related Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 1998) to Revision A (May 2024)

Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Updated R0JA values: DW = 40 to 101.2, all values in °C/W

Page



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated