SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

- 'HC377 and 'HC378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- HC379 Contains Four Flip-Flops with Double-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include:

 Buffer/Storage Registers
 Shift Registers


 Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a latched clock enable (\overline{G}) instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if \overline{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the \overline{G} input.


The SN54HC377, SN54HC378, and SN54HC379 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74HC377, SN74HC378, and SN74HC379 are characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$.




SN54HC377 . . . FK PACKAGE (TOP VIEW)



SN54HC378 . . . J PACKAGE SN74HC378 . . . D OR N PACKAGE



SN54HC378 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection




OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

SN54HC379 . . . J PACKAGE SN74HC379 . . . D, J, OR N PACKAGE (TOP VIEW)



'HC377 logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for DW, J, and N packages.

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	3	OUTPUT
Ğ	CLOCK	a	
Н	Х	Х	α ₀
Ł	†	Н	Н
L	†	L	Ĺ
X	L	X	a_0


H = high level, L = low level, X = irrelevant

SN54HC379 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection


'HC377 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.




HC378 logic symbol[†]



FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	3	OUTPUT
G	CLOCK	a	
Н	Х	Х	a_0
L	t	Н	Н
°L.	†	L	L .
Х	L	X	ο ₀

'HC379 logic symbol†




FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUTS				
G	CLOCK	DATA	Q	ā		
Н	Х	Х	QΟ	\overline{a}_0		
L,	†	н	н	L		
L	†	L	L	Н		
Х	L	X	αo	₫o		


[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for D, J, and N packages.

HC378 logic diagram (positive logic)



'HC379 logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC0.5	5 V to 7 V
Input clamp current, IIK ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC	± 20 mA
Continuous output current, IO (VO = 0 to VCC)	± 25 mA
Continuous current through VCC or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D, DW, or N package	260°C
Storage temperature range65°C	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI	N54HC3 N54HC3 N54HC3	78 . _j	SN74HC377 SN74HC378 SN74HC379			UNIT	
				MIN	MIN NOM MAX		MIN	MIN NOM		
Vcc	Supply voltage			2	5	6	2	5	6	٧
VIH	High-level input voltage	V _{CC} = 2 V V _{CC} = 4.5 V		1.5 3.15			1.5 3.15			٧
		$V_{CC} = 6 V$		4.2			4.2			
VIL	Low-level input voltage	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V		0 0		0.3 0.9 1.2	0 0		0.3 0.9 1.2	v
Vı	Input voltage	1 00		0		Vcc	0		Vcc	V
Vo	Output voltage			0		Vcc	0		Vcc	٧
t _t	Input transition (rise and fall) times	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V		0 0		1000 500 400	0 0 0		1000 500 400	ns
TA						125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	T _A = 25°C			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн		6 V	5.9	5.999		5.9		5.9		٧
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
"-	VI = VIH or VIL, IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
1	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
l ₁	V _I = V _{CC} or 0	6 V		±0.1	± 1,00	:	± 1000	-	± 1000	nA
Icc	V _I = V _{CC} or 0, I _O = 0	6 V			8		160		80	μΑ
Ci		2 to 6 V		3	10		10		10	pF



SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		vcc	TA -	25°C	SN54	HC377 HC378 HC379	SN74I SN74I SN74I	UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	
			2 V	0	5	0	3	0	4	
f _{clock}	f _{clock} Clock frequency			0	25	0	16	0	20	MHz
				0	29	0	19	_ 0	23	
			2 V	100		150		125		
t _W	tw Pulse duration, CLK high or low			20		30		25		ns
			6 V	17		25		21		
			2 V	100		150		125		
		D	4.5 V	20		30		25		ns
	Set up time		6 V	17		25		21		
^t su	before CLK1	G high or	2 V	100		150		125		
		low	4.5 V	20		30		25		ns
		1044	6 V	17		25		21		
-	Hold time	G inactive or	2 V	5		5		5		
th	after CLK†		4.5 V	5		5		5		ns
	alter CENT	active, data	6 V	5		5		5		1

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	T _A = 25°C			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
	,			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1 1
			2 V	5	11		3		4		
fmax			4.5 V	25	54		16		20		MHz
			6 V	29	64		19		23		
			2 V		56	160		240		200	
t _{pd}	CLK	Any	4.5 V	İ	15	32		48	Ì	40	ns
,			6 V	1	12	27		41]	34	}
			2 V		38	75		110		95	
tt		Any	4.5 V		8	15		22	1	19	ns
			6 V	1	6	13		19	1	16	

- [Cpd	Power dissipation capacitance	No load, TA = 25°C	30 pF typ
- 1	P- }	· · · · · · · · · · · · · · · · · · ·		

Note 1: Load circuits and voltage waveforms are shown in Section 1.





www.ti.com 18-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87807012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87807012A SNJ54HC 377FK	Samples
5962-8780701RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8780701RA SNJ54HC377J	Samples
SN54HC377J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC377J	Samples
SN74HC377DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC377N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC377N	Samples
SN74HC377NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC377N	Samples
SN74HC377NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SNJ54HC377FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87807012A SNJ54HC 377FK	Samples
SNJ54HC377J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8780701RA SNJ54HC377J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2023

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC377, SN74HC377:

Catalog: SN74HC377

Military: SN54HC377

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Nov-2023

TAPE AND REEL INFORMATION





	· · · · · · · · · · · · · · · · · · ·
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC377DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC377DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC377NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC377NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com 30-Nov-2023



*All dimensions are nominal

7 till dillitorioriorio di o ricirilitati							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC377DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC377DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC377NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC377NSR	SO	NS	20	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Nov-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-87807012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74HC377N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC377NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HC377FK	FK	LCCC	20	55	506.98	12.06	2030	NA

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated