SN54S182 . . . J OR W PACKAGE

SN74S182 . . . D OR N PACKAGE

(TOP VIEW)

G1

**P1** 

G0 С

**P**0 Г 4

G3 

**P**3

Г 2

3

5

8

6 P 

Γ GND

SDLS206 - DECEMBER 1972 - REVISED MARCH 1988

J<sub>16</sub>□ VCC

15 P2

13 Cn

10 🗌 🖥

9

 $12 \square C_{n+x}$ 

11 Cn+y

 $C_{n+z}$ 

14

G2


**Directly Compatible for Use With:** SN54LS181/SN74LS181, SN54S281/SN74S281, SN54S381, SN74S381, SN54S481/SN74S481

ALTERNATIVE	DESIGNATIONS	PIN NOS.	FUNCTION
GO, G1, G2, G3	G0, G1, G2, G3	3, 1, 14, 5	CARRY GENERATE INPUTS
PO, P1, P2, P3	P0, P1, P2, P3	4, 2, 15, 6	CARRY PROPAGATE INPUTS
Cn	Ēn	13	CARRY INPUT
C <sub>n+x</sub> , C <sub>n+y</sub> , C <sub>n+z</sub>	Ċ <sub>n+x</sub> , Ċ <sub>n+y</sub> , C <sub>n+z</sub>	12, 11, 9	CARRY OUTPUTS
Ĝ	Y	10	CARRY GENERATE OUTPUT
P	x	7	CARRY PROPAGATE OUTPUT
V	'cc	16	SUPPLY VOLTAGE
G	ND	8	GROUND

**PIN DESIGNATIONS** 

<sup>†</sup>Interpretations are illustrated in the 'LS181, 'S181 data sheet.

#### logic symbol<sup>‡</sup>



G0 P0 ] 5 NC 6 []

SN54S182 . . . FK PACKAGE (TOP VIEW) PIC NC CC G2 18 [ Cn 17 🛛 16 NC 15 🛙 G3 07  $C_{n+x}$ P3 Πв 14 F  $C_{n+y}$ 9 10 11 12 13 S NO N

5

NC - No internal connection

<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

#### description

The SN54S182 and SN74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generatecarry, and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with the 'LS181 or 'S181 arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each 'S182 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading 'S182 circuits to perform multilevel look-ahead is illustrated under typical application data.

The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions as explained on the 'LS181 and 'S181 data sheet are also applicable to and compatible with the look-ahead generator. Logic equations for the 'S182 are:

 $C_{n+x} = G0 + P0 C_n$  $C_{n+v} = G1 + P1 G0 + P1 P0 C_n$  $C_{n+z} = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 C_{n}$ or  $\overline{G} = \overline{G3 + P3 G2 + P3 P2 G1 + P3 P2 P1 G0}$  $\overline{P} = \overline{P3 P2 P1 P0}$ 

 $\overline{C}_{n+x} = \overline{Y0} (X0 + C_n)$  $\overline{C}_{n+y} = \overline{Y1} [X1 + Y0 (X0 + C_n)]$  $\overline{C}_{n+z} = Y2 \{ X2 + Y1 [X1 + Y0 (X0 + C_n)] \}$ Y = Y3 (X3 + Y2) (X3 + X2 + Y1) (X3 + X2 + X1 + Y0)X = X3 + X2 + X1 + X0




Copyright © 1988, Texas Instruments Incorporated

SDLS206 - DECEMBER 1972 - REVISED MARCH 1988

#### FUNCTION TABLE FOR GOUTPUT

		OUTPUT					
G3	G2	Ğ1	<b>G</b> 0	Р3	P2	P1	Ğ
L	х	х	х	×	х	X	L
x	L	х	x		х	х	L
х	х	L	х	Ļ	L	х	L
x	х	х	L	L	L	L	L
	All	othe	r com	binati	ions		н

FUNCTION TABLE FOR P OUTPUT



INPUTS	OUTPUT
P3 P2 P1 P0	P
LLLL	L.
All other	н
combinations	

H	NPUT	S	OUTPUT
0	Ρ̈́Ο	Cn	C <sub>n+x</sub>

		<u> </u>	] 00 11 0 1
Ğ0	Ρ̈́Ο	Cn	C <sub>n+x</sub>
L	Х	Х	н
x	L	н	н
	ll oth binati		L

#### **FUNCTION TABLE** FOR Cn+y OUTPUT

<u>Р</u> 1 Х		Cn X X	C <sub>n+y</sub> H
L	×	V	
-	~	~	н
L	L	н	н
			L
•	ll ot	L L I other binations	All other


#### FUNCTION TABLE FOR Cn+z OUTPUT

		OUTPUT					
Ğ2	Ğ1	Ğ0	P2	<b>P</b> 1	<b>P</b> 0	Cn	C <sub>n+z</sub>
L	х	Х	Х	Х	Х	X	н
х	L	х	L	х	х	х	н
х	х	L	L	L	х	х	н
х	х	х	L	L	L	н	н
	All	other	coml	binati	ons		L

H = high level, L = low level, X = irrelevant

Any inputs not shown in a given table are irrelevant with respect to that output.

logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.



SDLS206 - DECEMBER 1972 - REVISED MARCH 1988

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) 7 V
Input voltage
Interemitter voltage (see Note 2) 5.5 V
Operating free-air temperature range: SN54S182
SN74S182
Storage temperature range

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. For these circuits, this rating applies to each  $\overline{G}$  input in conjunction with any other  $\overline{G}$  input or in conjunction with any  $\overline{P}$  input.



SDLS206 - DECEMBER 1972 - REVISED MARCH 1988

#### recommended operating conditions

	S	N54S18	32	S	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-1			-1	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAME	TED	TEST CO	NDITIONS	S	N54S18	32	S	32	UNIT			
	PARAME	ICK	TESTCO	MIN	TYP <sup>‡</sup>	MAX	MIN	түр‡	MAX				
VIH	High-level input volta	ge			2			2	• •		V		
VIL	Low-level input volta	ge					0.8			0.8	V		
Vik	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V		
v <sub>он</sub>	High-level output vol	tage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> =1 mA	2.5	3.4		2.7	3.4		v		
Vol	Low-level output volt	age	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA			0.5			0.5	v		
4	Input current at maxi	mum input voltage	$V_{CC} = MAX,$	V <sub>I</sub> = 5.5 V			1			1	mA		
		C <sub>n</sub> input					50			50			
	High-level input current	P3 input	]				100			100			
Чн		P2 input	$V_{CC} = MAX,$	V/= 27V			150			150	μΑ		
		PO, P1, or G3 input		v] - 2.7 v			200			200	<b>"</b> "		
		G0 or G2 input			350		350			350	]		
		G1 input					400			400			
		C <sub>n</sub> input					-2			-2			
		P3 input	]				-4			-4			
1	Low-level	P2 input		$V_{\rm c} = 0 = V$			6			6	mA		
կը	input current	PO, P1, or G3 input	$V_{CC} = MAX,$	v] - 0.5 v			-8			-8	mA		
		GO or G2 input	]				-14			-14	]		
		G1 input	]				-16			-16			
los	Short-circuit output o	current§	V <sub>CC</sub> = MAX		-40		-100	-40		-100	mA		
Іссн	Supply current, all ou	tputs high	V <sub>CC</sub> = 5 V,	See Note 3		35	65		35	70	mA		
ICCL	Supply current, all ou	Itputs low	V <sub>CC</sub> = MAX,	See Note 4		69	99		69	109	mA		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

 $\frac{1}{5}$  Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second. NOTES: 3. I<sub>CCH</sub> is measured with all outputs open, inputs  $\overline{P3}$  and  $\overline{G3}$  at 4.5 V, and all other inputs grounded. MAX is determined at 5.5 V.

4. ICCL is measured with all outputs open; inputs GO, G1, and G2 at 4.5 V; and all other inputs grounded.


#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT	
tPLH	G0, G1, G2, G3,	C <sub>n+x</sub> , C <sub>n+y</sub> ,			4.5	7		
tPHL	P0, P1, P2, or P3	or Cn+z	1		4.5	7	ns	
<sup>t</sup> ₽LH	G0, G1, G2, G3,	Ğ			5	7.5	ns	
tPHL.	P1, P2, or P3	<b>9</b> .	$R_{L} = 280 \Omega, C_{L} = 15 pF,$		7	10.5	115	
tPLH		Ā	See Note 5		4.5	6.5	ns	
<sup>t</sup> PHL	10,11,12,0113	1			6.5	10		
<sup>t</sup> PLH	- C <sub>n</sub>	C <sub>n+x</sub> , C <sub>n+y</sub> , or C <sub>n+z</sub>	7		6.5	10	ns	
<b>tPHL</b>	∽n	or C <sub>n+z</sub>			7	10.5		

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



SDLS206 - DECEMBER 1972 - REVISED MARCH 1988



TYPICAL APPLICATION DATA





### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
JM38510/07802BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 07802BEA	Samples
M38510/07802BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 07802BEA	Samples
SN54S182J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54S182J	Samples
SNJ54S182FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S 182FK	Samples
SNJ54S182J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S182J	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# TEXAS INSTRUMENTS

www.ti.com

9-Feb-2024

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SNJ54S182FK	FK	LCCC	20	55	506.98	12.06	2030	NA

# FK 20

# 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

# LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated