











MSP430FR2433

SLASE59 - OCTOBER 2015

MSP430FR2433 Mixed-Signal Microcontroller

1 Device Overview

1.1 Features

- Embedded Microcontroller
 - 16-Bit RISC Architecture
 - Clock Supports Frequencies up to 16 MHz
 - Wide Supply Voltage Range From 1.8 V to 3.6 V
- Optimized Ultra-Low-Power Modes
 - Active Mode: 126 μA/MHz (Typical)
 - Standby: <1 μA With VLO
 - LPM3.5 Real-Time Clock (RTC) Counter With 32768-Hz Crystal: 770 nA (Typical)
 - Shutdown (LPM4.5): 15 nA (Typical)
- Low-Power Ferroelectric RAM (FRAM)
 - Up to 15.5KB of Nonvolatile Memory
 - Built-In Error Correction Code (ECC)
 - Configurable Write Protection
 - Unified Memory of Program, Constants, and Storage
 - 10¹⁵ Write Cycle Endurance
 - Radiation Resistant and Nonmagnetic
 - High FRAM to SRAM Ratio, up to 4:1
- · Intelligent Digital Peripherals
 - Four 16-Bit Timers
 - Two Timers With Three Capture/Compare Registers Each (Timer_A3)
 - Two Timers With Two Capture/Compare Registers Each (Timer_A2)
 - One 16-Bit Counter-Only RTC
 - 16-Bit Cyclic Redundancy Check (CRC)
- Enhanced Serial Communications
 - Two Enhanced Universal Serial Communication Interfaces (eUSCI_A) Support UART, IrDA, and SPI
 - One eUSCI (eUSCI_B) Supports SPI and I²C

1.2 Applications

- Small Form Factor Industrial Sensors
- · Low-Power Medical, Health, and Fitness

- High-Performance Analog
 - 8-Channel 10-Bit Analog-to-Digital Converter (ADC)
 - Internal 1.5-V Reference
 - Sample-and-Hold 200 ksps
- · Clock System (CS)
 - On-Chip 32-kHz RC Oscillator (REFO)
 - On-Chip 16-MHz Digitally Controlled Oscillator (DCO) With Frequency Locked Loop (FLL)
 - ±1% Accuracy With On-Chip Reference at Room Temperature
 - On-Chip Very Low-Frequency 10-kHz Oscillator (VLO)
 - On-Chip High-Frequency Modulation Oscillator (MODOSC)
 - External 32-kHz Crystal Oscillator (LFXT)
 - Programmable MCLK Prescalar of 1 to 128
 - SMCLK Derived from MCLK With Programmable Prescalar of 1, 2, 4, or 8
- · General Input/Output and Pin Functionality
 - Total of 19 I/Os on QFN-24 Package
 - 16 Interrupt Pins (P1 and P2) Can Wake MCU From Low-Power Modes
- · Development Tools and Software
 - Free Professional Development Environments
 - Development Kit (MSP-TS430RGE24A)
- Family Member (Also See Section 3)
 - MSP430FR2433: 15KB of Program FRAM + 512B of Information FRAM + 4KB of RAM
- Package Options
 - 24-Pin: VQFN (RGE)
- For Complete Module Descriptions, See the MSP430FR4xx and MSP430FR2xx Family User's Guide (SLAU445)
- Electronic Door Locks
- Energy Harvesting





1.3 Description

The MSP430FR2433 is an ultra-low-power MSP430FRx FRAM-based microcontroller (MCU). MSP ultra-low-power microcontrollers from TI offer the lowest power consumption and the perfect mix of integrated peripherals for a wide range of low-power and portable applications. These MCUs are ideal in applications where the majority of the microcontroller life is spent in standby. The latest addition to this family is the series of MSP430FRx FRAM-based MCUs, which offer extended data logging and security capabilities. The MSP430FR2433 offers the small VQFN package (4 mm × 4 mm) in the FRAM microcontroller portfolio, combined with a variety of integrated peripherals and ultra-low power consumption.

The TI MSP family of low-power microcontrollers consists of several devices that feature different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The MCU features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the MCU to wake up from low-power modes to active mode typically in less than $10~\mu s$.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (2)
MSP430FR2433IRGE	VQFN (24)	4 mm × 4 mm

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 9, or see the TI website at www.ti.com.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 9.

CAUTION

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See the application report *MSP430 System-Level ESD Considerations* (SLAA530) for more information.

Functional Block Diagram 1.4




Figure 1-1. Functional Block Diagram

- The MCU has one main power pair of DVCC and DVSS that supplies digital and analog modules. Recommended bypass and decoupling capacitors are 4.7 µF to 10 µF and 0.1 µF, respectively, with ±5% accuracy.
- P1 and P2 feature the pin interrupt function and can wake up the MCU from all LPMs, including LPM3.5 and LPM4.
- Each Timer_A3 has three capture/compare registers, but only CCR1 and CCR2 are externally connected. CCR0 registers can be used only for internal period timing and interrupt generation.
- Each Timer A2 has two capture/compare registers, but only CCR1 is a compare/capture functionality. CCR0 registers can be used only for internal period timing and interrupt generation.
- In LPM3.5, the RTC module can be functional while the rest of the peripherals are off.



Table of Contents

1	Devi	ce Overview <u>1</u>	6	Deta	illed Description	35
	1.1	Features 1		6.1	Overview	35
	1.2	Applications 1		6.2	CPU	35
	1.3	Description 2		6.3	Operating Modes	. 36
	1.4	Functional Block Diagram 3		6.4	Interrupt Vector Addresses	. 37
2	Revi	sion History 4		6.5	Bootloader (BSL)	. 38
3	Devi	ce Characteristics		6.6	JTAG Standard Interface	. 39
4	Term	ninal Configuration and Functions5		6.7	Spy-Bi-Wire Interface (SBW)	. 39
	4.1	Pin Diagram 5		6.8	FRAM	. 39
	4.2	Pin Attributes 6		6.9	Memory Protection	. 39
	4.3	Signal Descriptions		6.10	Peripherals	40
	4.4	Pin Multiplexing		6.11	Input/Output Schematics	
	4.5	Buffer Types		6.12	Device Descriptors	
	4.6	Connection of Unused Pins		6.13	Memory	56
5	Spec	cifications 11		6.14	Identification	64
	5.1	Absolute Maximum Ratings	7	App	lications, Implementation, and Layout	65
	5.2	ESD Ratings		7.1	Device Connection and Layout Fundamentals	. 65
	5.3	Recommended Operating Conditions		7.2	Peripheral- and Interface-Specific Design	
	5.4	Active Mode Supply Current Into V _{CC} Excluding			Information	68
		External Current	8	Devi	ice and Documentation Support	70
	5.5	Active Mode Supply Current Per MHz 12		8.1	Device Support	. <u>70</u>
	5.6	Low-Power Mode LPM0 Supply Currents Into V _{CC}		8.2	Documentation Support	. <u>73</u>
		Excluding External Current		8.3	Community Resources	. <u>7</u> 4
	5.7	Low-Power Mode LPM3 Supply Currents (Into V _{CC}) Excluding External Current		8.4	Trademarks	. 74
	5.8	Low-Power Mode LPMx.5 Supply Currents (Into		8.5	Electrostatic Discharge Caution	. 74
	5.0	V _{CC}) Excluding External Current		8.6	Export Control Notice	. 74
	5.9	Typical Characteristics - Low-Power Mode Supply		8.7	Glossary	74
		Currents	9	Mec	hanical, Packaging, and Orderable	
	5.10	Thermal Resistance Characteristics 16		Info	rmation	75
	5.11	Timing and Switching Characteristics 17				

2 Revision History

DATE	REVISION	NOTES
October 2015	*	Initial Release



SLASE59 - OCTOBER 2015

Device Characteristics

Table 3-1 summarizes the features of the available family members.

Table 3-1. Device Characteristics (1)(2)

	PROGRAM FRAM	SRAM			eUSCI_A		10-BIT ADC		
DEVICE	+ INFORMATION FRAM (bytes)	(bytes)	TA0 TO TA3	UART	SPI	eUSCI_B	CHANNELS	GPIOs	PACKAGE
MSP430FR2433IRGE	15360 + 512	4096	2, 3 × CCR ⁽³⁾ 2, 2 × CCR	up to 2	up to 2	1	8	19	24 RGE (VQFN)

- For the most current package and ordering information, see the Package Option Addendum in Section 9, or see the TI website at
- Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.
- A CCR register is a configurable register that provides internal and external capture or compare inputs, or internal and external PWM outputs.

Terminal Configuration and Functions

Pin Diagram 4.1

Figure 4-1 shows the pinout of the 24-pin RGE package.




Figure 4-1. 24-Pin RGE Package (Top View)

ISTRUMENTS

4.2 **Pin Attributes**

Table 4-1 lists the attributes of all pins.

Table 4-1. Pin Attributes

PIN NUMBER	SIGNAL NAME ⁽¹⁾ (2)	SIGNAL TYPE ⁽³⁾	BUFFER TYPE ⁽⁴⁾	POWER SOURCE ⁽⁵⁾	RESET STATE AFTER BOR ⁽⁶⁾
RGE					AFIER BURY
	RST (RD)	I	LVCMOS	DVCC	OFF
1	NMI	1	LVCMOS	DVCC	-
	SBWTDIO	I/O	LVCMOS	DVCC	-
2	TEST (RD)	I	LVCMOS	DVCC	OFF
2	SBWTCK	I	LVCMOS	DVCC	-
	P1.4 (RD)	I/O	LVCMOS	DVCC	OFF
	UCA0TXD	0	LVCMOS	DVCC	-
	UCA0SIMO	I/O	LVCMOS	DVCC	-
3	TA1.2	I/O	LVCMOS	DVCC	-
	TCK	I	LVCMOS	DVCC	-
	A4	I	Analog	DVCC	-
	VREF+	0	Power	DVCC	-
	P1.5 (RD)	I/O	LVCMOS	DVCC	OFF
	UCA0RXD	1	LVCMOS	DVCC	-
4	UCA0SOMI	I/O	LVCMOS	DVCC	-
4	TA1.1	I/O	LVCMOS	DVCC	-
	TMS	1	LVCMOS	DVCC	-
	A5	1	Analog	DVCC	-
	P1.6 (RD)	I/O	LVCMOS	DVCC	OFF
	UCA0CLK	I/O	LVCMOS	DVCC	-
E	TA1CLK	I	LVCMOS	DVCC	-
5	TDI	1	LVCMOS	DVCC	-
	TCLK	1	LVCMOS	DVCC	-
	A6	1	Analog	DVCC	-
	P1.7 (RD)	I/O	LVCMOS	DVCC	OFF
	UCA0STE	I/O	LVCMOS	DVCC	-
6	SMCLK	0	LVCMOS	DVCC	-
	TDO	0	LVCMOS	DVCC	-
	A7	1	Analog	DVCC	-
	P1.0 (RD)	I/O	LVCMOS	DVCC	OFF
	UCB0STE	I/O	LVCMOS	DVCC	-
7	TA0CLK	I	LVCMOS	DVCC	-
	A0	I	Analog	DVCC	-
	Veref+	1	Power	DVCC	-

Signals names with (RD) denote the reset default pin name.

To determine the pin mux encodings for each pin, see Section 6.11, Input/Output Schematics.

Signal Types: I = Input, O = Output, I/O = Input or Output Buffer Types: LVCMOS, Analog, or Power (see Table 4-3)

The power source shown in this table is the I/O power source, which may differ from the module power source.

Reset States:

OFF = High-impedance with Schmitt trigger and pullup or pulldown (if available) disabled N/A = Not applicable

Table 4-1. Pin Attributes (continued)

PIN NUMBER	SIGNAL NAME ⁽¹⁾ (2)	SIGNAL TYPE ⁽³⁾	BUFFER TYPE ⁽⁴⁾	POWER SOURCE ⁽⁵⁾	RESET STATE AFTER BOR ⁽⁶⁾
RGE					AFIER BORW
	P1.1 (RD)	I/O	LVCMOS	DVCC	OFF
8	UCB0CLK	I/O	LVCMOS	DVCC	=
0	TA0.1	I/O	LVCMOS	DVCC	=
	A1	1	Analog	DVCC	=
	P1.2 (RD)	I/O	LVCMOS	DVCC	OFF
	UCB0SIMO	I/O	LVCMOS	DVCC	-
0	UCB0SDA	I/O	LVCMOS	DVCC	-
9	TA0.2	I/O	LVCMOS	DVCC	-
	A2	I	Analog	DVCC	-
	Veref-	I	Power	DVCC	-
	P1.3 (RD)	I/O	LVCMOS	DVCC	OFF
	UCB0SOMI	I/O	LVCMOS	DVCC	-
10	UCB0SCL	I/O	LVCMOS	DVCC	-
	MCLK	0	LVCMOS	DVCC	-
	A3	I	Analog	DVCC	-
4.4	P2.2 (RD)	I/O	LVCMOS	DVCC	OFF
11	ACLK	I/O	LVCMOS	DVCC	-
12	P3.0	I/O	LVCMOS	DVCC	OFF
13	P2.3	I/O	LVCMOS	DVCC	OFF
4.4	P3.1 (RD)	I/O	LVCMOS	DVCC	OFF
14	UCA1STE	I/O	LVCMOS	DVCC	-
45	P2.4 (RD)	I/O	LVCMOS	DVCC	OFF
15	UCA1CLK	I/O	LVCMOS	DVCC	-
	P2.5 (RD)	I/O	LVCMOS	DVCC	OFF
16	UCA1RXD	1	LVCMOS	DVCC	=
	UCA1SOMI	I/O	LVCMOS	DVCC	=
	P2.6 (RD)	I/O	LVCMOS	DVCC	OFF
17	UCA1TXD	0	LVCMOS	DVCC	-
	UCA1SIMO	I/O	LVCMOS	DVCC	-
18	DVSS	Р	Power	DVCC	N/A
19	P2.7	I/O	LVCMOS	DVCC	OFF
20	P3.2	I/O	LVCMOS	DVCC	OFF
24	P2.0 (RD)	I/O	LVCMOS	DVCC	OFF
21	XOUT	0	LVCMOS	DVCC	-
22	P2.1 (RD)	I/O	LVCMOS	DVCC	OFF
	XIN	I	LVCMOS	DVCC	-
23	DVSS	Р	Power	DVCC	N/A
24	DVCC	Р	Power	DVCC	N/A

TEXAS INSTRUMENTS

4.3 Signal Descriptions

Table 4-2 describes the device signals.

Table 4-2. Signal Descriptions

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE ⁽¹⁾	DESCRIPTION		
		RGE	111 -			
	A0	7	I	Analog input A0		
	A1	8	I	Analog input A1		
	A2	9	I	Analog input A2		
	A3	10	I	Analog input A3		
ADC	A4	3	I	Analog input A4		
ADC	A5	4	I	Analog input A5		
	A6	5	I	Analog input A6		
	A7	6	I	Analog input A7		
	Veref+	7	I	ADC positive reference		
	Veref-	9	I	ADC negative reference		
	ACLK	11	I/O	ACLK output		
	MCLK	10	0	MCLK output		
Clock	SMCLK	6	0	SMCLK output		
	XIN	22	I	Input terminal for crystal oscillator		
	XOUT	21	0	Output terminal for crystal oscillator		
	SBWTCK	2	I	Spy-Bi-Wire input clock		
	SBWTDIO	1	I/O	Spy-Bi-Wire data input/output		
	TCK	3	I	Test clock		
Dalama	TCLK	5	I	Test clock input		
Debug	TDI	5	I	Test data input		
	TDO	6	0	Test data output		
	TEST	2	I	Test Mode pin – selected digital I/O on JTAG pins		
	TMS	4	I	Test mode select		



Table 4-2. Signal Descriptions (continued)

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE ⁽¹⁾	DESCRIPTION
		RGE		
	P1.0	7	I/O	General-purpose I/O
	P1.1	8	I/O	General-purpose I/O
	P1.2	9	I/O	General-purpose I/O
	P1.3	10	I/O	General-purpose I/O
	P1.4	3	I/O	General-purpose I/O (2)
	P1.5	4	I/O	General-purpose I/O ⁽²⁾
	P1.6	5	I/O	General-purpose I/O ⁽²⁾
	P1.7	6	I/O	General-purpose I/O ⁽²⁾
	P2.0	21	I/O	General-purpose I/O
GPIO	P2.1	22	I/O	General-purpose I/O
	P2.2	11	I/O	General-purpose I/O
	P2.3	12	I/O	General-purpose I/O
	P2.4	15	I/O	General-purpose I/O
	P2.5	14	I/O	General-purpose I/O
	P2.6	15	I/O	General-purpose I/O
	P2.7	19	I/O	General-purpose I/O
	P3.0	12	I/O	General-purpose I/O
	P3.1	14	I/O	General-purpose I/O
	P3.2	20	I/O	General-purpose I/O
I ² C	UCB0SCL	10	I/O	eUSCI_B0 I ² C clock
1-0	UCB0SDA	9	I/O	eUSCI_B0 I ² C data
	DVCC	24	Р	Power supply
Power	DVSS	23	Р	Power ground
	VREF+	3	Р	Output of positive reference voltage with ground as reference
	UCA0CLK	5	I/O	eUSCI_A0 SPI clock input/output
	UCA0SIMO	3	I/O	eUSCI_A0 SPI slave in/master out
	UCA0SOMI	4	I/O	eUSCI_A0 SPI slave out/master in
	UCA0STE	6	I/O	eUSCI_A0 SPI slave transmit enable
	UCA1CLK	15	I/O	eUSCI_A1 SPI clock input/output
	UCA1SIMO	17	I/O	eUSCI_A1 SPI slave in/master out
SPI	UCA1SOMI	16	I/O	eUSCI A1 SPI slave out/master in
	UCA1STE	14	I/O	eUSCI_A1 SPI slave transmit enable
	UCB0CLK	8	I/O	eUSCI_B0 clock input/output
	UCB0SIMO	9	I/O	eUSCI_B0 SPI slave in/master out
	UCB0SOMI	10	I/O	eUSCI_B0 SPI slave out/master in
	UCB0STE	7	I/O	eUSCI_B0 slave transmit enable
	NMI	1	ı	Nonmaskable interrupt input
System	RST	1	· ·	Active-low reset input
	TA0.1	8	I/O	Timer TA0 CCR1 capture: CCl1A input, compare: Out1 outputs
	TA0.1	9	1/0	Timer TAO CCR2 capture: CCI2A input, compare: Out2 outputs
	TAOCLK	7	1/0	Timer TAO CCR2 capture: CCI2A input, compare: Out2 outputs Timer clock input TACLK for TA0
Timer_A	TA1.1		I/O	Timer Clock input TACEK for TAO Timer TA1 CCR1 capture: CCI1A input, compare: Out1 outputs
		4		
	TA1.2	3	I/O	Timer TA1 CCR2 capture: CCI2A input, compare: Out2 outputs
	TA1CLK	5	I	Timer clock input TACLK for TA1

⁽²⁾ Because this pin is multiplexed with the JTAG function, TI recommends disabling the pin interrupt function while in JTAG debug to prevent collisions.

FUNCTION	SIGNAL NAME	PIN NUMBER RGE	PIN TYPE ⁽¹⁾	DESCRIPTION
	UCA0RXD	4	I	eUSCI_A0 UART receive data
LIADT	UCA0TXD	3	0	eUSCI_A0 UART transmit data
UART	UCA1RXD	14	I	eUSCI_A1 UART receive data
	UCA1TXD	15	0	eUSCI_A1 UART transmit data

4.4 Pin Multiplexing

Pin multiplexing for this MCU is controlled by both register settings and operating modes (for example, if the MCU is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see Section 6.11.

4.5 Buffer Types

Table 4-3 defines the pin buffer types that are listed in Table 4-1.

Table 4-3. Buffer Types

BUFFER TYPE (STANDARD)	NOMINAL VOLTAGE	HYSTERESIS	PU OR PD	NOMINAL PU OR PD STRENGTH (μΑ)	OUTPUT DRIVE STRENGTH (mA)	OTHER CHARACTERISTICS
LVCMOS	3.0 V	Y ⁽¹⁾	Programmable	See Section 5.11.4	See Section 5.11.4	
Analog	3.0 V	N	N/A	N/A	N/A	See analog modules in Section 5 for details.
Power (DVCC)	3.0 V	N	N/A	N/A	N/A	SVS enables hysteresis on DVCC.
Power (AVCC)	3.0 V	N	N/A	N/A	N/A	

⁽¹⁾ Only for input pins.

4.6 Connection of Unused Pins

Table 4-4 lists the correct termination of unused pins.

Table 4-4. Connection of Unused Pins⁽¹⁾

PIN	POTENTIAL	COMMENT
Px.0 to Px.7	Open	Switched to port function, output direction (PxDIR.n = 1)
RST/NMI	DV _{CC}	47-kΩ pullup or internal pullup selected with 10-nF (or 1.1 nF) pulldown ⁽²⁾
TEST	Open	This pin always has an internal pulldown enabled.

⁽¹⁾ Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.

⁽²⁾ The pulldown capacitor should not exceed 1.1 nF when using MCUs with Spy-Bi-Wire interface in Spy-Bi-Wire mode with TI tools like FET interfaces or GANG programmers.

www.ti.com

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Voltage applied at DVCC pin to V _{SS}	-0.3	4.1	V
Voltage applied to any other pin ⁽²⁾	-0.3	V _{CC} + 0.3 (4.1 V Max)	V
Diode current at any device pin		±2	mA
Maximum junction temperature, T _J		85	°C
Storage temperature, T _{stg} ⁽³⁾⁽⁴⁾	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS}.

5.2 ESD Ratings

			VALUE	UNIT
V	Flootroptotic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage applied at DVCC pin ⁽¹⁾⁽²⁾⁽³⁾		1.8		3.6	٧
V_{SS}	Supply voltage applied at DVSS pin			0		V
T_A	Operating free-air temperature		-40		85	°C
T_{J}	Operating junction temperature		-40		85	ů
C _{DVCC}	Recommended capacitor at DVCC ⁽⁴⁾		4.7	10		μF
	Processor frequency (maximum MCLK frequency) ⁽³⁾⁽⁵⁾	No FRAM wait states (NWAITSx = 0)	0		8	MHz
† _{SYSTEM}		With FRAM wait states (NWAITSx = 1) ⁽⁶⁾	0		16 ⁽⁷⁾	IVITZ
f _{ACLK}	Maximum ACLK frequency				40	kHz
f _{SMCLK}	Maximum SMCLK frequency				16 ⁽⁷⁾	MHz

⁽¹⁾ Supply voltage changes faster than 0.2 V/µs can trigger a BOR reset even within the recommended supply voltage range.

⁽³⁾ Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

⁽⁴⁾ Data retention on FRAM cannot be ensured when exceeding the specified maximum storage temperature, T_{stg}. Therefore, programming of devices with user application code should only be performed after soldering.

⁽²⁾ JEDEC document JÉP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.

²⁾ Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.

⁽³⁾ The minimum supply voltage is defined by the SVS levels. Refer to the SVS threshold parameters in Table 5-2.

⁽⁴⁾ A capacitor tolerance of ±20% or better is required.

⁽⁵⁾ Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.

⁽⁶⁾ Wait states only occur on actual FRAM accesses (that is, on FRAM cache misses). RAM and peripheral accesses are always executed without wait states.

⁽⁷⁾ If clock sources such as HF crystals or the DCO with frequencies >16 MHz are used, the clock must be divided in the clock system to comply with this operating condition.

STRUMENTS

Active Mode Supply Current Into V_{CC} Excluding External Current

See (1)

			FREQUENCY (f _{MCLK} = f _{SMCLK})						
PARAMETER	EXECUTION MEMORY	TEST CONDITION	1 MHz 0 WAIT STATES (NWAITSx = 0)		8 MHz 0 WAIT STATES (NWAITSx = 0)		16 MHz 1 WAIT STATE (NWAITSx = 1)		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
(00/)	FRAM	3 V, 25°C	504		2772		3047	3480	
I _{AM, FRAM} (0%)	0% cache hit ratio	3 V, 85°C	516		2491		2871		μΑ
	FRAM	3 V, 25°C	203		625		1000	1215	
I _{AM, FRAM} (100%)	M(100%) 100% cache hit ratio	3 V, 85°C	212		639		1016		μΑ
I _{AM, RAM} (2)	RAM	3 V, 25°C	229		818		1377		μΑ

⁽¹⁾ All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. Characterized with program executing typical data

5.5 Active Mode Supply Current Per MHz

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	TYP	UNIT
dl _{AM,F}	_{RAM} /df		[I _{AM} (75% cache hit rate) at 8 MHz – I _{AM} (75% cache hit rate) at 1 MHz) / 7 MHz	126	μΑ/MHz

5.6 Low-Power Mode LPM0 Supply Currents Into V_{CC} Excluding External Current

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}^{(1)(2)}$

		FREQUENCY (f _{SMCLK})						
PARAMETER	V _{CC}	1 MHz		8 MHz		16 MHz		UNIT
		TYP	MAX	TYP	MAX	TYP	MAX	
	2 V	156		328		420		4
ILPM0	3 V	166		342		433		μΑ

⁽¹⁾ All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

12

 $f_{ACLK} = 32768$ Hz, $f_{MCLK} = f_{SMCLK} = f_{DCO}$ at specified frequency Program and data entirely reside in FRAM. All execution is from FRAM.

⁽²⁾ Program and data reside entirely in RAM. All execution is from RAM. No access to FRAM.

Current for watchdog timer clocked by SMCLK included.

 $f_{ACLK} = 32768 \text{ Hz}$, $f_{MCLK} = 0 \text{ MHz}$, f_{SMCLK} at specified frequency.

5.7 Low-Power Mode LPM3 Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

	DADAMETED	Vaa	−40°C		25°C		85°C		LINUT
	PARAMETER	V _{CC}	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
	Low-power mode 3, 12.5-pF crystal, includes SVS ⁽²⁾⁽³⁾⁽⁴⁾	3 V	0.98		1.18	1.65	3.24		
I _{LPM3,XT1}	Low-power mode 3, 12.5-pr crystal, includes 3 v 3 v 7 v 7	2 V	0.96		1.16		3.21		μA
	Low-power mode 3, VLO, excludes SVS ⁽⁵⁾	3 V	0.78		0.98	1.40	3.04		μА
I _{LPM3,VLO}		2 V	0.76		0.96		3.01		
I _{LPM3, RTC}	Low-power mode 3, RTC, excludes SVS ⁽⁶⁾	3 V	0.93		1.13		3.19		μΑ
	Low navyer made A includes CVC	3 V	0.51		0.65		2.65		
I _{LPM4} , SVS	4, SVS Low-power mode 4, includes SVS	2 V	0.49		0.64		2.63		μA
	Low-power mode 4, excludes SVS	3 V	0.35		0.49		2.49		μA
I _{LPM4}		2 V	0.34		0.48		2.46		

All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current.

Low-power mode 3, 12.5-pF crystal, includes SVS test conditions: Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 MHz (5) **Low-power mode 3, VLO, excludes SVS** test conditions: Current for watchdog timer clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3)

 $\begin{array}{l} f_{XT1}=0~Hz,\,f_{ACLK}=f_{MCLK}=f_{SMCLK}=0~MHz\\ \text{(6)} \quad \text{RTC periodically wakes up every second with external 32768-Hz input as source.} \end{array}$

Not applicable for MCUs with HF crystal oscillator only.

Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5-pF load.

SLASE59 - OCTOBER 2015

Low-Power Mode LPMx.5 Supply Currents (Into V_{cc}) Excluding External Current

STRUMENTS www.ti.com

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{CC}	−40°C		25°C		85°C		
	PARAMETER		TYP	MAX	TYP	MAX	TYP	MAX	UNIT
I _{LPM3.5} , XT1	Low-power mode 3.5, 12.5-pF crystal, includes	3 V	0.65		0.73	0.95	0.99	1.42	
	SVS ^{(1)(2) (3)} (also see Figure 5-2)	2 V	0.63		0.71		0.87		μA
	1	3 V	0.22		0.24	0.31	0.30	0.38	
I _{LPM4.5} , SVS	Low-power mode 4.5, includes SVS ⁽⁴⁾	2 V	0.21		0.23		0.28		μA
I _{LPM4.5}	Low-power mode 4.5, excludes SVS ⁽⁵⁾	3 V	0.012		0.016	0.055	0.061	0.120	
		2 V	0.002		0.007		0.044		μA

(1) Not applicable for MCUs with HF crystal oscillator only.

(2) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5-pF load.


(3) Low-power mode 3.5, 12.5-pF crystal , includes SVS test conditions: Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

 $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = 0, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ (4) **Low-power mode 4.5, includes SVS** test conditions:

Current for brownout and SVS included (SVSHE = 1). Core regulator disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5)

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

(5) Low-power mode 4.5, excludes SVS test conditions: Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5) $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$



5.9 Typical Characteristics - Low-Power Mode Supply Currents




Table 5-1. Typical Characteristics – Current Consumption Per Module

MODULE	TEST CONDITIONS	REFERENCE CLOCK	MIN TYP	MAX	UNIT
Timer_A		Module input clock	5		µA/MHz
eUSCI_A	UART mode	Module input clock	7		μΑ/MHz
eUSCI_A	SPI mode	Module input clock	5		μΑ/MHz
eUSCI_B	SPI mode	Module input clock	5		μΑ/MHz
eUSCI_B	I ² C mode, 100 kbaud	Module input clock	5		μΑ/MHz
RTC		32 kHz	85		nA
CRC	From start to end of operation	MCLK	8.5		μΑ/MHz

5.10 Thermal Resistance Characteristics

			VALUE	UNIT
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air ⁽¹⁾	VQFN 24 pin (RGE)	32.6	°C/W
$R\theta_{JC}$	Junction-to-case (top) thermal resistance (2)	VQFN 24 pin (RGE)	32.4	°C/W
$R\theta_{JB}$	Junction-to-board thermal resistance (3)	VQFN 24 pin (RGE)	10.1	°C/W

⁽¹⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

16

The junction-to-case (top) thermal resistance is obtained by simulating a cold place test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽³⁾ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold place fixture to control the PCB temperature, as described in JESD51-8.

www.ti.com

5.11 Timing and Switching Characteristics

5.11.1 Power Supply Sequencing

Table 5-2. PMM, SVS and BOR

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BOR, safe}	Safe BOR power-down level (1)		0.1			V
t _{BOR, safe}	Safe BOR reset delay ⁽²⁾		10			ms
I _{SVSH,AM}	SVS _H current consumption, active mode	V _{CC} = 3.6 V			1.5	μA
I _{SVSH,LPM}	SVS _H current consumption, low-power modes	V _{CC} = 3.6 V		240		nA
V _{SVSH-}	SVS _H power-down level		1.71	1.80	1.86	V
V _{SVSH+}	SVS _H power-up level		1.74	1.89	1.99	V
V _{SVSH_hys}	SVS _H hysteresis			80		mV
t _{PD,SVSH, AM}	SVS _H propagation delay, active mode				10	μs
t _{PD,SVSH, LPM}	SVS _H propagation delay, low-power modes				100	μs
V _{REF, 1.2V}	1.2-V REF voltage ⁽³⁾		1.158	1.20	1.242	V

- A safe BOR can be correctly generated only if DVCC drops below this voltage before it rises.
- When an BOR occurs, a safe BOR can be correctly generated only if DVCC is kept low longer than this period before it reaches V_{SVSH+}. This is a characterized result with external 1-mA load to ground from -40°C to 85°C.




Figure 5-4. Power Cycle, SVS, and BOR Reset Conditions

ISTRUMENTS

5.11.2 Reset Timing

Table 5-3. Wake-Up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
twake-up fram	Additional wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from a LPM if immediate activation is selected for wakeup (1)		3 V	10		μs
t _{WAKE-UP} LPM0	Wake-up time from LPM0 to active mode (1)		3 V		200 ns + 2.5 / f _{DCO}	
t _{WAKE-UP LPM3}	Wake-up time from LPM3 to active mode (2)		3 V	10		μs
t _{WAKE-UP} LPM4	Wake-up time from LPM4 to active mode		3 V	10		μs
twake-up LPM3.5	Wake-up time from LPM3.5 to active mode (2)		3 V	350		μs
	Males un time from LDMA 5 to optice mode (2)	SVSHE = 1	2.1/	350		μs
twake-up lpm4.5	Wake-up time from LPM4.5 to active mode (2)	SVSHE = 0	3 V	1		ms
t _{WAKE-UP-RESET}	Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode $^{(2)}$		3 V	1		ms
t _{RESET}	Pulse duration required at RST/NMI pin to accept a reset		3 V	2		μs

⁽¹⁾ The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge.

18

The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

5.11.3 Clock Specifications

Table 5-4. XT1 Crystal Oscillator (Low Frequency)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{XT1, LF}	XT1 oscillator crystal, low frequency	LFXTBYPASS = 0			32768		Hz
DC _{XT1, LF}	XT1 oscillator LF duty cycle	Measured at MCLK, f _{LFXT} = 32768 Hz		30%		70%	
f _{XT1,SW}	XT1 oscillator logic-level square- wave input frequency	LFXTBYPASS = 1 (2)(3)			32.768		kHz
DC _{XT1, SW}	LFXT oscillator logic-level square- wave input duty cycle	LFXTBYPASS = 1		40%		60%	
OA _{LFXT}	Oscillation allowance for LF crystals ⁽⁴⁾	$ \begin{aligned} &LFXTBYPASS = 0, LFXTDRIVE = \{3\}, \\ &f_{LFXT} = 32768 Hz, C_{L,eff} = 12.5 pF \end{aligned} $			200		kΩ
$C_{L,eff}$	Integrated effective load capacitance (5)	See (6)			1		pF
t _{START,LFXT}	Start-up time ⁽⁷⁾	$\begin{split} f_{OSC} &= 32768 \text{ Hz}, \\ \text{LFXTBYPASS} &= 0, \text{LFXTDRIVE} = \{3\}, \\ \text{T}_{A} &= 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 12.5 \text{ pF} \end{split}$			1000		ms
f _{Fault,LFXT}	Oscillator fault frequency (8)	$XTS = 0^{(9)}$		0		3500	Hz

- (1) To improve EMI on the LFXT oscillator, observe the following guidelines:
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square-wave with parametrics defined in the Schmitt-trigger inputs section of this data sheet. Duty cycle requirements are defined by DC_{LEXT. SW}.
- Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

 - For LFXTDRIVE = {0}, $C_{L,eff} = 3.7 \text{ pF}$ For LFXTDRIVE = {1}, 6 pF $\leq C_{L,eff} \leq 9 \text{ pF}$
 - For LFXTDRIVE = $\{2\}$, 6 pF \leq CL,eff \leq 10 pF
 - For LFXTDRIVE = $\{3\}$, 6 pF \leq C_{L,eff} \leq 12 pF
- Includes parasitic bond and package capacitance (approximately 2 pF per pin).
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Includes start-up counter of 1024 clock cycles.
- Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the (8)flag. A static condition or stuck at fault condition sets the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-5. DCO FLL, Frequency

over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	FLL lock frequency, 16 MHz, 25°C	Measured at MCLK, Internal	3 V	-1.0%		1.0%	
f _{DCO, FLL}	FLL lock frequency, 16 MHz, -40°C to 85°C	trimmed REFO as reference	3 V	-2.0%		2.0%	
DCO, FLL	FLL lock frequency, 16 MHz, -40°C to 85°C	Measured at MCLK, XT1 crystal as reference	3 V	-0.5%		0.5%	
f_{DUTY}	Duty cycle	,	3 V	40%	50%	60%	
Jitter _{cc}	Cycle-to-cycle jitter, 16 MHz	Measured at MCLK, XT1	3 V		0.25%		
Jitter _{long}	Long term jitter, 16 MHz	crystal as reference	3 V		0.022%		
t _{FLL, lock}	FLL lock time		3 V		280		ms
t _{start-up}	DCO start-up time, 2 MHz	Measured at MCLK	3 V		16		μs



Table 5-6. DCO Frequency

over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
		DCORSEL = 101b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 0		7.46	
food cours	DCO frequency, 16 MHz	DCORSEL = 101b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 511	3 V	12.26	MHz
†DCO, 16MHz	DOO frequency, 10 Mil 12	DCORSEL = 101b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 0	J V	17.93	IVII IZ
		DCORSEL = 101b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 511		29.1	
		DCORSEL = 100b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 0		5.75	
f	DCO fraguancy 12 MHz	DCORSEL = 100b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 511	3 V	9.5	MUz
f _{DCO} , 12MHz	DCO frequency, 12 MHz	DCORSEL = 100b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 0	3 V	13.85	MHz
		DCORSEL = 100b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 511		22.5	
		DCORSEL = 011b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 0		3.91	
f _{DCO, 8MHz} DCO frequency, 8 MHz	DCORSEL = 011b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 511	2.1/	6.49	N.41.1	
	DCO frequency, 6 Minz	DCORSEL = 011b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 0	3 V	9.5	MHz
		DCORSEL = 011b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 511		15.6	
		DCORSEL = 010b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 0		2.026	
		DCORSEL = 010b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 511	2.1/	3.407	N.41.1
[†] DCO, 4MHz	DCO frequency, 4 MHz	DCORSEL = 010b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 0	3 V	4.95	MHz
		DCORSEL = 010b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 511		8.26	
		DCORSEL = 001b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 0		1.0225	
	DCO fraguency 2 MHz	DCORSEL = 001b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 511	2.1/	1.729	MHz
[†] DCO, 2MHz	DCO frequency, 2 MHz	DCORSEL = 001b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 0	3 V	2.525	IVITZ
		DCORSEL = 001b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 511		4.25	
		DCORSEL = 000b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 0		0.5319	
4	DCO fraguancy 4 MHz	DCORSEL = 000b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 000b, DCO = 511	2.1/	0.9029	MHz
f _{DCO, 1MHz}	DCO frequency, 1 MHz	DCORSEL = 000b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 0	3 V	1.307	
		DCORSEL = 000b, DISMOD = 1b, DCOFTRIMEN = 1b, DCOFTRIM = 111b, DCO = 511		2.21	

SLASE59 - OCTOBER 2015




Figure 5-5. Typical DCO Frequency

Table 5-7. REFO

over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	$T_A = 25$ °C	3 V		15		μA
f _{REFO}	REFO calibrated frequency	Measured at MCLK	3 V		32768		Hz
	REFO absolute calibrated tolerance	-40°C to 85°C	1.8 V to 3.6 V	-3.5%		+3.5%	
df _{REFO} /d _T	REFO frequency temperature drift	Measured at MCLK ⁽¹⁾	3 V		0.01		%/°C
df _{REFO} / d _{VCC}	REFO frequency supply voltage drift	Measured at MCLK at 25°C (2)	1.8 V to 3.6 V		1		%/V
f_{DC}	REFO duty cycle	Measured at MCLK	1.8 V to 3.6 V	40%	50%	60%	
t _{START}	REFO start-up time	40% to 60% duty cycle			50		μs

Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

Table 5-8. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
f_{VLO}	VLO frequency	Measured at MCLK	3 V	10	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	Measured at MCLK ⁽¹⁾	3 V	0.5	%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	Measured at MCLK ⁽²⁾	1.8 V to 3.6 V	4	%/V
$f_{VLO,DC}$	Duty cycle	Measured at MCLK	3 V	50%	

Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)

Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)

Table 5-9. Module Oscillator (MODOSC)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{MODOSC}	MODOSC frequency		3 V	3.8	4.8	5.8	MHz
f _{MODOSC} /dT	MODOSC frequency temperature drift		3 V		0.102		%/°C
f_{MODOSC}/dV_{CC}	MODOSC frequency supply voltage drift		1.8 V to 3.6 V		1.02		%/V
f _{MODOSC,DC}	Duty cycle		3 V	40%	50%	60%	

5.11.4 Digital I/Os

Table 5-10. Digital Inputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive-going input threshold voltage		2 V	0.90		1.50	V
V _{IT+}	Fositive-going input threshold voltage		3 V	1.35		2.25	V
V	Negative going input threehold valtage		2 V	0.50		1.10	V
V _{IT}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V	Input voltage bysteresis (V V V		2 V	0.3		0.8	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.2	v
R _{Pull}	Pullup or pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
$C_{I,dig}$	Input capacitance, digital only port pins	$V_{IN} = V_{SS}$ or V_{CC}			3		pF
C _{I,ana}	Input capacitance, port pins with shared analog functions	$V_{IN} = V_{SS}$ or V_{CC}			5		pF
I _{lkg(Px.y)}	High-impedance leakage current	See (1) (2)	2 V, 3 V	-20		20	nA

Table 5-11. Digital Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
M	Lligh level output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	2 V	1.4		2.0	V	
V _{OH}	High-level output voltage	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	2.4		3.0	V	
\/	Low-level output voltage	$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	2 V	0.0		0.60	V	
V _{OL}	Low-level output voltage	$I_{(OHmax)} = 5 \text{ mA}^{(1)}$	3 V	0.0		0.60	V	
4	Clock output frequency	C _L = 20 pF ⁽²⁾	2 V	16			MHz	
f _{Port_CLK}	Clock output frequency		3 V	16			IVII	
	Part output rise time digital only part pine	C = 20 pE	2 V		10		5	
t _{rise,dig}	Port output rise time, digital only port pins	C _L = 20 pF	3 V		7		ns	
	Dort output fall time digital only part pine	C 20 x E	2 V		10		20	
t _{fall,dig}	Port output fall time, digital only port pins	C _L = 20 pF	3 V		5		ns	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

The port can output frequencies at least up to the specified limit and might support higher frequencies.

5.11.4.1 Typical Characteristics - Outputs at 3 V and 2 V



5.11.5 VREF+ Built-in Reference

Table 5-12. VREF+

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V_{REF+}	Positive built-in reference voltage	EXTREFEN = 1 with 1-mA load current	2 V, 3 V	1.15	1.19	1.23	V
TC _{REF+}	Temperature coefficient of built-in reference voltage				30		μV/°C

5.11.6 Timer_A

Table 5-13. Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ±10%	2 V, 3 V			16	MHz




Figure 5-10. Timer PWM Mode




Figure 5-11. Timer Capture Mode

SLASE59 - OCTOBER 2015

5.11.7 eUSCI

Table 5-14. eUSCI (UART Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MA	X UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, MODCLK External: UCLK Duty cycle = 50% ±10%	2 V, 3 V		16 MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in Mbaud)		2 V, 3 V		5 MHz

Table 5-15. eUSCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
t _t		UCGLITx = 0		12	ns
	UART receive deglitch time (1)	UCGLITx = 1	0.1/ 0.1/	40	
		UCGLITx = 2	2 V, 3 V	68	
		UCGLITx = 3		110	

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

Table 5-16. eUSCI (SPI Master Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
T USOL PLISCA INDUIT CIOCK TREGUENCY	Internal: SMCLK, MODCLK Duty cycle = 50% ±10%		8	MHz

Table 5-17. eUSCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
4	STE lead time, STE active to clock	UCSTEM = 0, UCMODEx = 01 or 10		1		UCxCLK
t _{STE,LEAD}	STE lead tille, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10		ı		cycles
4	STE lag time, Last clock to STE inactive	UCSTEM = 0, UCMODEx = 01 or 10		4		UCxCLK
t _{STE,LAG}		UCSTEM = 1, UCMODEx = 01 or 10		ı		cycles
	COMI input data actus tima		2 V	45		20
t _{SU,MI}	SOMI input data setup time		3 V	35		ns
	SOMI input data hold time		2 V	0		20
t _{HD,MI}			3 V	0		ns
4	SIMO output data valid time (2)	UCLK edge to SIMO valid,	2 V		20	20
t _{VALID,MO}	SIMO output data valid time (2)	$C_L = 20 \text{ pF}$	3 V		20	ns
	SIMO output data hold time ⁽³⁾	C 20 = F	2 V	0		20
t _{HD,MO}		$C_L = 20 \text{ pF}$	3 V	0		ns

⁽¹⁾ $f_{UCXCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} = \max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)}).$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave.

Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 5-12 and Figure 5-13.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in Figure 5-12 and Figure 5-13.






Figure 5-12. SPI Master Mode, CKPH = 0




Figure 5-13. SPI Master Mode, CKPH = 1

Table 5-18. eUSCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
	CTE load time. CTE active to clock		2 V	55		
t _{STE,LEAD}	STE lead time, STE active to clock		3 V	45		ns
	STE log time. Lost clock to STE inactive		2 V	20		no
t _{STE,LAG}	STE lag time, Last clock to STE inactive		3 V	20		ns
	STE access time. STE active to SOMI date out		2 V		65	no
t _{STE,ACC}	STE access time, STE active to SOMI data out		3 V		40	ns
	STE disable time, STE inactive to SOMI high		2 V		40	
t _{STE,DIS}	impedance		3 V		35	ns
	SIMO input data setup time		2 V	6		
t _{SU,SI}			3 V	4		ns
	CINAO input data hald time		2 V	12		
t _{HD,SI}	SIMO input data hold time		3 V	12		ns
	COMI output data valid time (2)	UCLK edge to SOMI valid,	2 V		65	20
t _{VALID,SO}	SOMI output data valid time (2)	$C_L = 20 \text{ pF}$	3 V		40	ns
	SOMI output data hold time (3)	C _L = 20 pF	2 V	5		ns
t _{HD,SO}			3 V	5		

 $f_{\text{UCxCLK}} = 1/2 t_{\text{LO/HI}} \text{ with } t_{\text{LO/HI}} \geq \text{max}(t_{\text{VALID,MO}(\text{Master})} + t_{\text{SU,SI}(\text{eUSCI})}, t_{\text{SU,MI}(\text{Master})} + t_{\text{VALID,SO}(\text{eUSCI})}).$ For the master parameters $t_{\text{SU,MI}(\text{Master})}$ and $t_{\text{VALID,MO}(\text{Master})}$, see the SPI parameters of the attached master. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing (1)

diagrams in Figure 5-14 and Figure 5-15.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 5-14 and Figure 5-15.




Figure 5-14. SPI Slave Mode, CKPH = 0




Figure 5-15. SPI Slave Mode, CKPH = 1

www.ti.com SLASE59 – OCTOBER 2015

Table 5-19. eUSCI (I²C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, MODCLK External: UCLK Duty cycle = 50% ±10%				16	MHz
f _{SCL}	SCL clock frequency		2 V, 3 V	0		400	kHz
	Hold time (repeated) CTART	$f_{SCL} = 100 \text{ kHz}$		4.0			
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2 V, 3 V	0.6			μs
•	Setup time for a repeated START	f _{SCL} = 100 kHz	2 V, 3 V	4.7			μs
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2 V, 3 V	0.6			
t _{HD,DAT}	Data hold time		2 V, 3 V	0			ns
t _{SU,DAT}	Data setup time		2 V, 3 V	250			ns
	Setup time for STOP	f _{SCL} = 100 kHz	2 V, 3 V	4.0			
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2 V, 3 V	0.6			μs
		UCGLITx = 0		50		600	
	Pulse duration of spikes suppressed by	UCGLITx = 1	2 1/ 2 1/	25		300	ns
t _{SP}	input filter	UCGLITx = 2	2 V, 3 V	12.5		150	
		UCGLITx = 3		6.3		75	
	Clock low time-out	UCCLTOx = 1			27		ms
t _{TIMEOUT}		UCCLTOx = 2	2 V, 3 V		30		
		UCCLTOx = 3			33		




Figure 5-16. I²C Mode Timing

5.11.8 ADC

Table 5-20. ADC, Power Supply and Input Range Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
DV_CC	ADC supply voltage			2.0		3.6	V
$V_{(Ax)}$	Analog input voltage range	All ADC pins		0		DV_CC	V
	Operating supply current into DVCC	f _{ADCCLK} = 5 MHz, ADCON = 1,	2 V		185		
I _{ADC}	included repeat-single-channel	REFON = 0, SHT0 = 0, SHT1 = 0, ADCDIV = 0, ADCCONSEQx = 10b	3 V		207		μA
Cı	Input capacitance	Only one terminal Ax can be selected at one time, from the pad to the ADC capacitor array, including wiring and pad	2.2 V		1.6	2.0	pF
R _I	Input MUX ON resistance	$DV_{CC} = 2 V$, $0 V = V_{Ax} = DV_{CC}$				2	kΩ

Table 5-21. ADC, 10-Bit Timing Parameters

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADCCLK}		For specified performance of ADC linearity parameters	2 V to 3.6 V	0.45	5	5.5	MHz
f _{ADCOSC}	Internal ADC oscillator (MODOSC)	ADCDIV = 0, f _{ADCCLK} = f _{ADCOSC}	2 V to 3.6 V	4.5	5.0	5.5	MHz
t _{CONVERT}	Conversion time 10 A f ADC	REFON = 0, Internal oscillator, 10 ADCCLK cycles, 10-bit mode, f _{ADCOSC} = 4.5 MHz to 5.5 MHz	2 V to 3.6 V	2.18		2.67	μs
00		External f_{ADCCLK} from ACLK or SMCLK, ADCSSEL $\neq 0$	2 V to 3.6 V	See ⁽¹⁾			
t _{ADCON}	Turnon settling time of the ADC	The error in a conversion started after t _{ADCON} is less than ±0.5 LSB, Reference and input signal already settled				100	ns
	Sampling time	$R_S = 1000 \Omega$, $R_I = 36000 \Omega$, $C_I = 3.5 pF$,	2 V	1.5			
t _{Sample}		Approximately 8 Tau (t) are required for an error of less than ±0.5 LSB	3 V	2.0			μs

⁽¹⁾ $12 \times ADCDIV \times 1 / f_{ADCCLK}$

30

www.ti.com SLASE59 – OCTOBER 2015

Table 5-22. ADC, 10-Bit Linearity Parameters

over operating free-air temperature range (unless otherwise noted)

·	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
_	Integral linearity error (10-bit mode)	V oo reference	2.4 V to 3.6 V	-2		2	LSB
Eı	Integral linearity error (8-bit mode)	V _{eref+} as reference	2 V to 3.6 V	-2		2	LSB
_	Differential linearity error (10-bit mode)	V og reference	2.4 V to 3.6 V	-1		1	LSB
E _D	Differential linearity error (8-bit mode)	V _{eref+} as reference	2 V to 3.6 V	-1		1	LSB
_	Offset error (10-bit mode)	V og reference	2.4 V to 3.6 V	-6.5		6.5	mV
E _O	Offset error (8-bit mode)	V _{eref+} as reference	2 V to 3.6 V	-6.5		6.5	mv
	Coin amon (40 hit made)	V _{eref+} as reference	2.4 V to	-2.0		2.0	LSB
_	Gain error (10-bit mode)	Internal 1.5-V reference	3.6 V	-3.0%		3.0%	
E _G	Gain error (8-bit mode)	V _{eref+} as reference	2 V to	-2.0		2.0	LSB
		Internal 1.5-V reference	3.6 V	-3.0%		3.0%	
	T	V _{eref+} as reference	2.4 V to	-2.0		2.0	LSB
_	Total unadjusted error (10-bit mode)	Internal 1.5-V reference	3.6 V	-3.0%		3.0%	
E _T	Tatal was diseased among (O.b.'s are de)	V _{eref+} as reference	2 V to	-2.0		2.0	LSB
	Total unadjusted error (8-bit mode)	Internal 1.5-V reference	3.6 V	-3.0%		3.0%	
V _{SENSOR}	See ⁽¹⁾	ADCON = 1, INCH = 0Ch, T _A = 0°C	3 V	913			mV
TC _{SENSOR}	See (2)	ADCON = 1, INCH = 0Ch	3 V		3.35		mV/°C
^t SENSOR (sample)	Sample time required if channel 12 is selected (3)	ADCON = 1, INCH = 0Ch, Error of conversion result ≤1 LSB, AM and all LPMs above LPM3	3 V	30			
		ADCON = 1, INCH = 0Ch, Error of conversion result ≤1 LSB, LPM3	3 V	100			μs

⁽¹⁾ The temperature sensor offset can vary significantly. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.

⁽²⁾ The device descriptor structure contains calibration values for 30°C ±3°C and 85°C ±3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSE} = TC_{SENSOR} × (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy.

⁽³⁾ The typical equivalent impedance of the sensor is 700 k Ω . The sample time required includes the sensor on time, $t_{SENSOR(on)}$.

ISTRUMENTS

5.11.9 FRAM

Table 5-23. FRAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Read and write endurance		10 ¹⁵			cycles
		T _J = 25°C	100			
t _{Retention}	Data retention duration	$T_J = 70^{\circ}C$	40			years
		$T_J = 85^{\circ}C$	10			
I _{WRITE}	Current to write into FRAM			I _{READ} ⁽¹⁾		nA
I _{ERASE}	Erase current			N/A ⁽²⁾		nA
t _{WRITE}	Write time			t _{READ} (3)		ns
	Read time	NWAITSx = 0		1 / f _{SYSTEM} ⁽⁴⁾		ne
t _{READ}		NWAITSx = 1		2 / f _{SYSTEM} ⁽⁴⁾		ns

⁽¹⁾ Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I_{READ} is included in the active mode current consumption parameter I_{AM,FRAM}.

32

FRAM does not require a special erase sequence.

Writing into FRAM is as fast as reading.

The maximum read (and write) speed is specified by f_{SYSTEM} using the appropriate wait state settings (NWAITSx).

5.11.10 Debug and Emulation

Table 5-24. JTAG, Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-17)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2 V, 3 V	0		10	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2 V, 3 V	0.028		15	μs
t _{SBW,Low}						
t _{SU, SBWTDIO}	SBWTDIO setup time (before falling edge of SBWTCK in TMS and TDI slot, Spy-Bi-Wire)	2 V, 3 V	4			ns
t _{HD} , SBWTDIO	SBWTDIO hold time (after rising edge of SBWTCK in TMS and TDI slot, Spy-Bi-Wire)	2 V, 3 V	19			ns
t _{Valid} , SBWTDIO	SBWTDIO data valid time (after falling edge of SBWTCK in TDO slot, Spy-Bi-Wire)	2 V, 3 V			31	ns
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2 V, 3 V			110	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time ⁽²⁾	2 V, 3 V	15		100	μs
R _{internal}	Internal pulldown resistance on TEST	2 V, 3 V	20	35	50	kΩ

- Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- Maximum t_{SBW.Ret} time after pulling or releasing the TEST/SBWTCK pin low until the Spy-Bi-Wire pins revert from their Spy-Bi-Wire function to their application function. This time applies only if the Spy-Bi-Wire mode is selected.




Figure 5-17. JTAG Spy-Bi-Wire Timing

Table 5-25. JTAG, 4-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-18)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{TCK}	TCK input frequency ⁽¹⁾	2 V, 3 V	0		10	MHz
t _{TCK,Low}	TCK low clock pulse duration	2 V, 3 V	15			ns
t _{TCK,High}	TCK high clock pulse duration	2 V, 3 V	15			ns
t _{SU,TMS}	TMS setup time (before rising edge of TCK)	2 V, 3 V	11			ns
t _{HD,TMS}	TMS hold time (after rising edge of TCK)	2 V, 3 V	3			ns
t _{SU,TDI}	TDI setup time (before rising edge of TCK)	2 V, 3 V	13			ns
t _{HD,TDI}	TDI hold time (after rising edge of TCK)	2 V, 3 V	5			ns
t _{Z-Valid,TDO}	TDO high impedance to valid output time (after falling edge of TCK)	2 V, 3 V			26	ns
t _{Valid,TDO}	TDO to new valid output time (after falling edge of TCK)	2 V, 3 V			26	ns
t _{Valid-Z,TDO}	TDO valid to high-impedance output time (after falling edge of TCK)	2 V, 3 V			26	ns
t _{JTAG,Ret}	Spy-Bi-Wire return to normal operation time		15		100	μs
R _{internal}	Internal pulldown resistance on TEST	2 V, 3 V	20	35	50	kΩ

(1) f_{TCK} may be restricted to meet the timing requirements of the module selected.




Figure 5-18. JTAG 4-Wire Timing



Detailed Description

6.1 Overview

The MSP430FR2433 is an ultra-low-power MCU. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in, for example, portable measurement applications. The MCU features four 16-bit timers, three eUSCIs that support UART, SPI, and I²C, a hardware multiplier, an RTC module with alarm capabilities, and a high-performance 10-bit ADC.

6.2 **CPU**

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter (PC), stack pointer (SP), status register (SR), and constant generator (CG), respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses. Peripherals can be handled with all instructions.

TEXAS INSTRUMENTS

6.3 Operating Modes

The MSP430 has one active mode and several software-selectable low-power modes of operation (see Table 6-1). An interrupt event can wake the MCU from low-power mode LPM0 or LPM3, service the request, and restore the MCU back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

Table 6-1. Operating Modes

		AM	LPM0	LPM3	LPM4	LPM3.5	LPM4.5
	MODE	ACTIVE MODE (FRAM ON)	CPU OFF	STANDBY	OFF	ONLY RTC	SHUTDOWN
Maximum sys	tem clock	16 MHz	16 MHz	40 kHz	0	40 kHz	0
Power consur	nption at 25°C, 3 V	126 μA/MHz	40 μA/MHz	1.2 µA with RTC counter only in LFXT	0.49 μA without SVS	0.73 µA with RTC counter only in LFXT	16 nA without SVS
Wake-up time		N/A	Instant	10 µs	10 µs	350 µs	350 µs
Wake-up ever	nts	N/A	All	All	I/O	RTC I/O	I/O
_	Regulator	Full Regulation	Full Regulation	Partial Power Down	Partial Power Down	Partial Power Down	Power Down
Power	SVS	On	On	Optional	Optional	Optional	Optional
	Brownout	On	On	On	On	On	On
	MCLK	Active	Off	Off	Off	Off	Off
	SMCLK	Optional	Optional	Off	Off	Off	Off
	FLL	Optional	Optional	Off	Off	Off	Off
	DCO	Optional	Optional	Off	Off	Off	Off
Clock	MODCLK	Optional	Optional	Off	Off	Off	Off
	REFO	Optional	Optional	Optional	Off	Off	Off
	ACLK	Optional	Optional	Optional	Off	Off	Off
	XT1CLK	Optional	Optional	Optional	Off	Optional	Off
	VLOCLK	Optional	Optional	Optional	Off	Optional	Off
	CPU	On	Off	Off	Off	Off	Off
Core	FRAM	On	On	Off	Off	Off	Off
Core	RAM	On	On	On	On	Off	Off
	Backup memory ⁽¹⁾	On	On	On	On	On	Off
	Timer0_A3	Optional	Optional	Optional	Off	Off	Off
	Timer1_A3	Optional	Optional	Optional	Off	Off	Off
	Timer2_A2	Optional	Optional	Optional	Off	Off	Off
	Timer3_A2	Optional	Optional	Optional	Off	Off	Off
	WDT	Optional	Optional	Optional	Off	Off	Off
Peripherals	eUSCI_A0	Optional	Optional	Off	Off	Off	Off
	eUSCI_A1	Optional	Optional	Off	Off	Off	Off
	eUSCI_B0	Optional	Optional	Off	Off	Off	Off
	CRC	Optional	Optional	Off	Off	Off	Off
	ADC	Optional	Optional	Optional	Off	Off	Off
	RTC	Optional	Optional	Optional	Off	Optional	Off
I/O	General-purpose digital input/output	On	Optional	State Held	State Held	State Held	State Held

⁽¹⁾ Backup memory contains 32 bytes of register space in peripheral memory. See Table 6-24 and Table 6-43 for its memory allocation.

www.ti.com

6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence

Table 6-2. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-up, Brownout, Supply Supervisor External Reset RST Watchdog Time-out, Key Violation FRAM uncorrectable bit error detection Software POR, BOR FLL unlock error	SVSHIFG PMMRSTIFG WDTIFG PMMPORIFG, PMMBORIFG SYSRSTIV FLLUNLOCKIFG	Reset	FFFEh	63, Highest
System NMI Vacant Memory Access JTAG Mailbox FRAM access time error FRAM bit error detection	VMAIFG JMBINIFG, JMBOUTIFG CBDIFG, UBDIFG	Nonmaskable	FFFCh	62
User NMI External NMI Oscillator Fault	NMIIFG OFIFG	Nonmaskable	FFFAh	61
Timer0_A3	TA0CCR0 CCIFG0	Maskable	FFF8h	60
Timer0_A3	TA0CCR1 CCIFG1, TA0CCR2 CCIFG2, TA0IFG (TA0IV)	Maskable	FFF6h	59
Timer1_A3	TA1CCR0 CCIFG0	Maskable	FFF4h	58
Timer1_A3	TA1CCR1 CCIFG1, TA1CCR2 CCIFG2, TA1IFG (TA1IV)	Maskable	FFF2h	57
Timer2_A2	TA2CCR0 CCIFG0	Maskable	FFF0h	56
Timer2_A2	TA2CCR1 CCIFG1, TA2IFG (TA2IV)		FFEEh	55
Timer3_A2	TA3CCR0 CCIFG0	Maskable	FFECh	54
Timer3_A2	TA3CCR1 CCIFG1, TA3IFG (TA3IV)		FFEAh	53
RTC	RTCIFG	Maskable	FFE8h	52
Watchdog Timer Interval mode	WDTIFG	Maskable	FFE6h	51
eUSCI_A0 Receive or Transmit	UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV)	Maskable	FFE4h	50
eUSCI_A1 Receive or Transmit	UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA1IV)	Maskable	FFE2h	49
eUSCI_B0 Receive or Transmit	UCBORXIFG, UCBOTXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFGO, UCTXIFGO, UCRXIFG1, UCRXIFG1, UCRXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBJFG (I ² C mode) (UCBOIV)	Maskable	FFE0h	48

Table 6-2. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
ADC	ADCIFG0, ADCINIFG, ADCLOIFG, ADCHIIFG, ADCTOVIFG, ADCOVIFG (ADCIV) Maskable		FFDEh	47
P1	P1IFG.0 to P1IFG.7 (P1IV) Maskable		FFDCh	46
P2	P2IFG.0 to P2IFG.7 (P2IV)	Maskable	FFDAh	45
Reserved	Reserved	Maskable	FFD6h – FF88h	
	BSL Signature 2		0FF86h	
Signatures	BSL Signature 1		0FF84h	
	JTAG Signature 2		0FF82h	
	JTAG Signature 1		0FF80h	

6.5 Bootloader (BSL)

The BSL lets users program the FRAM or RAM using either the UART serial interface or the I²C interface. Access to the MCU memory through the BSL is protected by an user-defined password. Use of the BSL requires four pins (see Table 6-3 and Table 6-4). The BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For the complete description of the feature of the BSL, see the MSP430FR4xx and MSP430FR2xx Bootloader (BSL) User's Guide (SLAU610).

Table 6-3. UART BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RST/NMI/SBWTDIO	Entry sequence signal
TEST/SBWTCK	Entry sequence signal
P1.4	Data transmit
P1.5	Data receive
VCC	Power supply
VSS	Ground supply

Table 6-4. I²C BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RST/NMI/SBWTDIO	Entry sequence signal
TEST/SBWTCK	Entry sequence signal
P1.2	Data transmit and receive
P1.3	Clock
VCC	Power supply
VSS	Ground supply

SLASE59 - OCTOBER 2015

6.6 JTAG Standard Interface

The MSP low-power microcontrollers support the standard JTAG interface, which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin enables the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. Table 6-5 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For details on using the JTAG interface, see the MSP430 Programming Via the JTAG Interface User's Guide (SLAU320).

Table 6-5. JTAG Pin Requirements and Function

DEVICE SIGNAL	DIRECTION	JTAG FUNCTION
P1.4/UCA0TXD/UCA0SIMO/TA1.2/TCK/A4/VREF+	IN	JTAG clock input
P1.5/UCA0RXD/UCA0SOMI/TA1.1/TMS/A5	IN	JTAG state control
P1.6/UCA0CLK/TA1CLK/TDI/TCLK/A6	IN	JTAG data input, TCLK input
P1.7/UCA0STE/SMCLK/TDO/A7	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
DVCC		Power supply
DVSS		Ground supply

6.7 Spy-Bi-Wire Interface (SBW)

The MSP low-power microcontrollers support the 2-wire SBW interface. SBW can be used to interface with MSP development tools and device programmers. Table 6-6 lists the SBW interface pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For details on using the SBW interface, see the MSP430 Programming Via the JTAG Interface User's Guide (SLAU320).

Table 6-6. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SBW FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
DVCC		Power supply
DVSS		Ground supply

6.8 **FRAM**

The FRAM can be programmed using the JTAG port, SBW, the BSL, or in-system by the CPU. Features of the FRAM include:

- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

6.9 **Memory Protection**

The device features memory protection for user access authority and write protection, including options to:

- Secure the whole memory map to prevent unauthorized access from JTAG port or BSL, by writing JTAG and BSL signatures using the JTAG port, SBW, the BSL, or in-system by the CPU.
- Enable write protection to prevent unwanted write operation to FRAM contents by setting the control bits in the System Configuration 0 register. For detailed information, see the SYS chapter in the MP430FR4xx and MP430FR2xx Family User's Guide (SLAU445).



6.10 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. All peripherals can be handled by using all instructions in the memory map. For complete module description, see the MP430FR4xx and MP430FR2xx Family User's Guide (SLAU445).

6.10.1 Power-Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also includes supply voltage supervisor (SVS) and brownout protection. The brownout reset circuit (BOR) is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is available on the primary supply.

The device contains two on-chip reference: 1.5 V for internal reference and 1.2 V for external reference.

The 1.5-V reference is internally connected to ADC channel 13. DVCC is internally connected to ADC channel 15. When DVCC is set as the reference voltage for ADC conversion, the DVCC can be easily represent as Equation 1 by using ADC sampling 1.5-V reference without any external components support.

A 1.2-V reference voltage can be buffered and output to P1.4/MCLK/TCK/A4/VREF+, when

(1)

EXTREFEN = 1 on PMMCTL1 register, meanwhile the ADC channel 4 can also be selected to monitor this voltage. For more detailed information, see the MP430FR4xx and MP430FR2xx Family User's Guide (SLAU445).

6.10.2 Clock System (CS) and Clock Distribution

The clock system includes a 32-kHz crystal oscillator (XT1), an internal very-low-power low-frequency oscillator (VLO), an integrated 32-kHz RC oscillator (REFO), an integrated internal digitally controlled oscillator (DCO) that may use frequency-locked loop (FLL) locking with internal or external 32-kHz reference clock, and on-chip asynchronous high-speed clock (MODOSC). The clock system is designed to target cost-effective designs with minimal external components. A fail-safe mechanism is designed for XT1. The clock system module offers the following clock signals.

- Main Clock (MCLK): The system clock used by the CPU and all relevant peripherals accessed by the bus. All clock sources except MODOSC can be selected as the source with a predivider of 1, 2, 4, 8, 16, 32, 64, or 128.
- Sub-Main Clock (SMCLK): The subsystem clock used by the peripheral modules. SMCLK derives from the MCLK with a predivider of 1, 2, 4, or 8. This means SMCLK is always equal to or less than MCLK.
- Auxiliary Clock (ACLK): This clock is derived from the external XT1 clock or internal REFO clock up to 40 kHz.

SLASE59 - OCTOBER 2015

All peripherals may have one or several clock sources depending on specific functionality. Table 6-7 lists the clock distribution used in this device.

Table 6-7. Clock Distribution

	CLOCK SOURCE SELECT BITS	MCLK	SMCLK	ACLK	MODCLK	XT1CLK	VLOCLK	EXTERNAL PIN
Frequency Range		DC to 16 MHz	DC to 16 MHz	DC to 40 kHz	5 MHz ±10%	DC to 40 kHz	10 kHz ±50%	
CPU	N/A	Default						
FRAM	N/A	Default						
RAM	N/A	Default						
CRC	N/A	Default						
I/O	N/A	Default						
TA0	TASSEL		10b	01b				00b (TA0CLK pin)
TA1	TASSEL		10b	01b				00b (TA1CLK pin)
TA2	TASSEL		10b	01b				
TA3	TASSEL		10b	01b				
eUSCI_A0	UCSSEL		10b or 11b		01b			00b (UCA0CLK pin)
eUSCI_A1	UCSSEL		10b or 11b		01b			00b (UCA1CLK pin)
eUSCI_B0	UCSSEL		10b or 11b		01b			00b (UCB0CLK pin)
WDT	WDTSSEL		00b	01b			10b or 11b	
ADC	ADCSSEL		11b	01b	00b			
RTC	RTCSS		01b			10b	11b	

6.10.3 General-Purpose Input/Output Port (I/O)

Up to 19 I/O ports are implemented.

- P1 and P2 are full 8-bit ports; P3 has 3 bits implemented.
- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.

NOTE

Configuration of digital I/Os after BOR reset

To prevent any cross currents during start-up of the device, all port pins are high-impedance with Schmitt triggers and module functions disabled. To enable the I/O functions after a BOR reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, see the Configuration After Reset section in the Digital I/O chapter of the MP430FR4xx and MP430FR2xx Family User's Guide (SLAU445)



6.10.4 Watchdog Timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as interval timer and can generate interrupts at selected time intervals. Table 6-8 lists the system clocks that can be used to source the WDT.

Table 6-8. WDT Clocks

WDTSSEL	NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE)
00	SMCLK
01	ACLK
10	VLOCLK
11	Reserved

42

6.10.5 System (SYS) Module

The SYS module handles many of the system functions within the device. These features include poweron reset (POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors). The SYS module also includes a data exchange mechanism through SBW called a JTAG mailbox mail box that can be used in the application. Table 6-9 summarizes the interrupts that are managed by the SYS module.

Table 6-9. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
		No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RSTIFG RST/NMI (BOR)	04h	
		PMMSWBOR software BOR (BOR)	06h	
		LPMx.5 wake up (BOR)	08h	
		Security violation (BOR)	0Ah	
		Reserved	0Ch	
		SVSHIFG SVSH event (BOR)	0Eh	
		Reserved	10h	
SYSRSTIV, System Reset	015Eh	Reserved	12h	
		PMMSWPOR software POR (POR)	14h	
		WDTIFG watchdog time-out (PUC)	16h	
		WDTPW password violation (PUC)	18h	
		FRCTLPW password violation (PUC)	1Ah	
		Uncorrectable FRAM bit error detection	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMMPW PMM password violation (PUC)	20h	
		FLL unlock (PUC)	24h	
		Reserved	22h, 26h to 3Eh	Lowest
		No interrupt pending	00h	
		SVS low-power reset entry	02h	Highest
		Uncorrectable FRAM bit error detection	04h	
		Reserved	06h	
		Reserved	08h	
		Reserved	0Ah	
OVOONIIV O NIMI	04501	Reserved	0Ch	
SYSSNIV, System NMI	015Ch	Reserved	0Eh	
		Reserved	10h	
		VMAIFG Vacant memory access	12h	
		JMBINIFG JTAG mailbox input	14h	
		JMBOUTIFG JTAG mailbox output	16h	
		Correctable FRAM bit error detection	18h	
		Reserved	1Ah to 1Eh	Lowest
		No interrupt pending	00h	
0)(0)	0.4.5.1	NMIIFG NMI pin or SVS _H event	02h	Highest
SYSUNIV, User NMI	015Ah	OFIFG oscillator fault	04h	
		Reserved	06h to 1Eh	Lowest

6.10.6 Cyclic Redundancy Check (CRC)

The 16-bit cyclic redundancy check (CRC) module produces a signature based on a sequence of data values and can be used for data checking purposes. The CRC generation polynomial is compliant with CRC-16-CCITT standard of $x^{16} + x^{12} + x^5 + 1$.

6.10.7 Enhanced Universal Serial Communication Interface (eUSCI A0, eUSCI B0)

The eUSCI modules are used for serial data communications. The eUSCI_A module supports either UART or SPI communications. The eUSCI_B module supports either SPI or I²C communications. Additionally, eUSCI_A supports automatic baud-rate detection and IrDA. Table 6-10 lists the pin configurations that are required for each eUSCI mode.

Table 6-10. eUSCI Pin Configurations

	PIN	UART	SPI
	P1.4	TXD	SIMO
eUSCI_A0	P1.5	RXD	SOMI
	P1.6	_	SCLK
	P1.7	_	STE
	P2.6	TXD	SIMO
-LICCL A4	P2.5	RXD	SOMI
eUSCI_A1	P2.4	_	SCLK
	P3.1	_	STE
	PIN	I ² C	SPI
	P1.0	_	STE
eUSCI_B0	P1.1	_	SCLK
	P1.2	SDA	SIMO
	P1.3	SCL	SOMI

6.10.8 Timers (Timer0_A3, Timer1_A3, Timer2_A2 and Timer3_A2)

The Timer0_A3 and Timer1_A3 modules are 16-bit timers and counters with three capture/compare registers each. Each timer supports multiple captures or compares, PWM outputs, and interval timing (see Table 6-11 and Table 6-12). Each timer has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. The CCR0 registers on both Timer0_A3 and Timer1_A3 are not externally connected and can only be used for hardware period timing and interrupt generation. In Up mode, they can be used to set the overflow value of the counter.

Table 6-11. Timer0_A3 Signal Connections

PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
P1.0	TA0CLK	TACLK			
	ACLK (internal)	ACLK	Timer	N/A	
	SMCLK (internal)	SMCLK			
		CCI0A		TAO	
		CCI0B	CCR0		Timer1_A3 CCI0B input
	DVSS	GND			
	DVCC	VCC			
P1.1	TA0.1	CCI1A			TA0.1
	from RTC (internal)	CCI1B	CCR1	TA1	Timer1_A3 CCI1B input
	DVSS	GND			
	DVCC	VCC			
P1.2	TA0.2	CCI2A			TA0.2
		CCI2B	CCR2	TA2	Timer1_A3 CCI2B input, IR Input
	DVSS	GND			
	DVCC	VCC			_

Table 6-12. Timer1_A3 Signal Connections

PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
P1.6	TA1CLK	TACLK			
	ACLK (internal)	ACLK	Timer	N/A	
	SMCLK (internal)	SMCLK			
		CCI0A		TAO	
	Timer0_A3 CCR0B output (internal)	CCI0B	CCR0		
	DVSS	GND			
	DVCC	VCC			
P1.5	TA1.1	CCI1A		TA1	TA1.1
	Timer0_A3 CCR1B output (internal)	CCI1B	CCR1		to ADC trigger
	DVSS	GND			
	DVCC	VCC			
P1.4	TA1.2	CCI2A			TA1.2
	Timer0_A3 CCR2B output (internal)	CCI2B	CCR2	TA2	IR Input
	DVSS	GND			
	DVCC	VCC			

The interconnection of Timer0_A3 and Timer1_A3 can be used to modulate the eUSCI_A pin of UCA0TXD/UCA0SIMO in either ASK or FSK mode, with which a user can easily acquire a modulated infrared command for directly driving an external IR diode. The IR functions are fully controlled by SYS configuration registers 1 including IREN (enable), IRPSEL (polarity select), IRMSEL (mode select), IRDSEL (data select), and IRDATA (data) bits. For more information, see the SYS chapter in the MP430FR4xx and MP430FR2xx Family User's Guide (SLAU445).

The Timer2_A2 and Timer3_A2 modules are 16-bit timers and counters with two capture/compare registers each. Each timer supports multiple captures or compares and interval timing (see Table 6-13 and Table 6-14). Each timer has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture registers. The CCR0 registers on both Timer2_TA2 and Timer3_TA2 are not externally connected and can only be used for hardware period timing and interrupt generation. In Up mode, they can be used to set the overflow value of the counter. The Timer2_A2 and Timer3_A2 are only internal connected and do not support PWM output.

Table 6-13. Timer2_A2 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	
ACLK (internal)	ACLK	- -	NI/A		
SMCLK (internal)	SMCLK	Timer	N/A		
	CCI0A		TA0		
	CCI0B	CCR0		Timer3_A3 CCI0B input	
DVSS	GND	CCRU			
DVCC	VCC				
	CCI1A				
	CCI1B	CCR1	CCR1	Timer3_A3 CCI1B input	
DVSS	GND	CORT			
DVCC	VCC				

Table 6-14. Timer3 A2 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
ACLK (internal)	ACLK	Timer	N/A	
SMCLK (internal)	SMCLK	rimer	IN/A	
	CCI0A		TAO	
Timer3_A3 CCI0B input	CCI0B	CCR0		
DVSS	GND			
DVCC	VCC			
	CCI1A			
Timer3_A3 CCI1B input	CCI1B	0004	CCD4	
DVSS	GND	CCR1	CCR1	
DVCC	VCC			

6.10.9 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The MPY module supports signed multiplication, unsigned multiplication, signed multiply-and-accumulate, and unsigned multiply-and-accumulate operations.

6.10.10 Backup Memory (BKMEM)

The RTC is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, and LPM3.5. This module may periodically wake up the CPU from LPM0, LPM3 and LPM3.5 based on timing from a low-power clock source such as the XT1 and VLO clocks. In AM, RTC can be driven by SMCLK to generate highfrequency timing events and interrupts. The RTC overflow events trigger:

- Timer0 A3 CCR1B
- ADC conversion trigger when ADCSHSx bits are set as 01b

6.10.11 Real-Time Clock (RTC)

The RTC is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, and LPM3.5. This module may periodically wake up the CPU from LPM0, LPM3 and LPM3.5 based on timing from a low-power clock source such as the XT1 and VLO clocks. In AM, RTC can be driven by SMCLK to generate highfrequency timing events and interrupts. The RTC overflow events trigger:

- Timer0 A3 CCR1B
- ADC conversion trigger when ADCSHSx bits are set as 01b



6.10.12 10-Bit Analog-to-Digital Converter (ADC)

The 10-bit ADC module supports fast 10-bit analog-to-digital conversions with single-ended input. The module implements a 10-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

The ADC supports 10 external inputs and 4 internal inputs (see Table 6-15).

ADCSHSx **ADC CHANNELS EXTERNAL PINOUT** A0/Veref+ 0 P1.0 1 Α1 P1.1 2 A2/Veref-P1.2 3 АЗ P1.3 4 A4⁽¹⁾ P1.4 5 A5 P1.5 6 A6 P1.6 7 Α7 P1.7 8 **A8** NA 9 Α9 NA N/A 10 Not used Not used N/A 11 12 On-chip temperature sensor N/A 13 Reference voltage (1.5 V) N/A **DVSS** N/A 14 15 **DVCC** N/A

Table 6-15. ADC Channel Connections

The analog-to-digital conversion can be started by software or a hardware trigger. Table 6-16 shows the trigger sources that are available.

ADC	INCHx	TRICCER SOURCE	
Binary	Decimal	TRIGGER SOURCE	
00	0	ADCSC bit (software trigger)	
01	1	RTC event	
10	2	TA1.1B	
11	3	TA1.2B	

Table 6-16. ADC Trigger Signal Connections

6.10.13 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The EEM on these devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level
- · EEM version: S

When A4 is used, the PMM 1.2-V reference voltage can be output to this pin by setting the PMM control register. The 1.2-V voltage can be directly measured by A4 channel.

www.ti.com SLASE59 – OCTOBER 2015

6.11 Input/Output Schematics

6.11.1 Port P1 Input/Output With Schmitt Trigger




Figure 6-1. Port P1 Input/Output With Schmitt Trigger



Table 6-17. Port P1 Pin Functions

DIN MARCE (D4)		FUNCTION		CONTROL BIT	S AND SIGNALS ⁽¹⁾	
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SELx	ADCPCTLx ⁽²⁾	JTAG
		P1.0 (I/O)	I: 0; O: 1	00	0	N/A
P1.0/UCB0STE/		UCB0STE	Х	01	0	N/A
TA0CLK/A0	0	TAOCLK	0	10	0	N/A
		A0/Veref+	Х	Х	1 (x = 0)	N/A
		P1.1 (I/O)	I: 0; O: 1	00	0	N/A
		UCB0CLK	Х	01	0	N/A
P1.1/UCB0CLK/TA0.1/ A1	1	TA0.CCI1A	0	40	0	N1/A
Al		TA0.1	1	10	0	N/A
		A1	Х	Х	1 (x = 1)	N/A
		P1.2 (I/O)	I: 0; O: 1	00	0	N/A
		UCB0SIMO/UCB0SDA	Х	01	0	N/A
P1.2/UCB0SIMO/ UCB0SDA/TA0.2/A2	2	TA0.CCI2A	0	4.0		21/2
00000007/17/0.2/742		TA0.2	1	10	0	N/A
		A2/Veref-	Х	Х	1 (x = 2)	N/A
		P1.3 (I/O)	I: 0; O: 1	00	0	N/A
P1.3/UCB0SOMI/		UCB0SOMI/UCB0SCL	Х	01	0	N/A
UCB0SCL/MCLK/A3	3	MCLK	1	10	0	N/A
		A3	Х	Х	1 (x = 3)	N/A
		P1.4 (I/O)	I: 0; O: 1	00	0	Disabled
		UCA0TXD/UCA0SIMO	Х	01	0	Disabled
P1.4/UCA0TXD/		TA1.CCI2A	0	10	0 Disab	5:
UCA0SIMO/TA1.2/TCK/ A4 /VREF+	4	TA1.2	1			Disabled
,		A4, VREF+	Х	Х	1 (x = 4)	Disabled
		JTAG TCK	Х	Х	Х	TCK
		P1.5 (I/O)	I: 0; O: 1	00	0	Disabled
		UCA0RXD/UCA0SOMI	Х	01	0	Disabled
P1.5/UCA0RXD/	_	TA1.CCI1A	0	4.0		5:
UCA0SOMI/TA1.1/TMS/ A5	5	TA1.1	1	10	0	Disabled
		A5	Х	Х	1 (x = 5)	Disabled
		JTAG TMS	Х	Х	Х	TMS
		P1.6 (I/O)	I: 0; O: 1	00	0	Disabled
		UCA0CLK	Х	01		Disabled
P1.6/UCA0CLK/ TA1CLK/TDI/TCLK/A6	6	TA1CLK	0	10	0	Disabled
OLIVIDI/ I OLIVA		A6	Х	Х	1 (x = 6)	Disabled
		JTAG TDI/TCLK	Х	Х	Х	TDI/TCLK
		P1.7 (I/O)	I: 0; O: 1	00	0	Disabled
		UCA0STE	Х	01	0	Disabled
P1.7/UCA0STE/SMCLK/ TDO/A7	7	SMCLK	1	10	0	Disabled
IDOINI		A7	Х	Х	1 (x = 7)	Disabled
		JTAG TDO	Х	Х	Х	TDO

X = don't care

Setting the ADCPCTLx bit in SYSCFG2 register disables both the output driver and input Schmitt trigger to prevent leakage when analog signals are applied.



6.11.2 Port P2 (P2.0 to P2.2) Input/Output With Schmitt Trigger




Figure 6-2. Port P2 (P2.0 to P2.2) Input/Output With Schmitt Trigger

Table 6-18. Port P2 (P2.0 to P2.2) Pin Functions

PIN NAME (P2.x)		FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾	
	X		P2DIR.x	P2SELx
DO O/VOLIT		P2.0 (I/O)	I: 0; O: 1	00
P2.0/XOUT 0	0	XOUT	1	01
55.4000		P2.1 (I/O)	I: 0; O: 1	00
P2.1/XIN	1	XIN	0	01
		P2.2 (I/O)	I: 0; O: 1	00
P2.2/SYNC/ACLK	2	SYNC	0	01
		ACLK	1	10

⁽¹⁾ X = don't care

TEXAS INSTRUMENTS

6.11.3 Port P2 (P2.3 to P2.7) Input/Output With Schmitt Trigger




Figure 6-3. Port P2 (P2.3 to P2.7) Input/Output With Schmitt Trigger

www.ti.com SLASE59 – OCTOBER 2015

Table 6-19. Port P2 (P2.3 to P2.7) Pin Functions

PIN NAME (P2.x) x	x FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾			
		P2DIR.x	P2SELx	Analog Function	
P2.3	3	P2.3 (I/O)	I: 0; O: 1	00	0
P2.4/UCA1CLK	4	P2.4 (I/O)	I: 0; O: 1	00	0
P2.4/UCA1CLK 4	4	UCA1CLK	X	01	0
P2.5/UCA1RXD/	5	P2.5 (I/O)	I: 0; O: 1	00	0
UCA1SOMI		UCA1RXD/UCA1SOMI	X	01	0
P2.6/UCA1TXD/		P2.6 (I/O)	I: 0; O: 1	00	0
UCA1SIMO	6	UCA1TXD/'UCA1SIMO	X	01	0
P2.7	7	P2.7 (I/O)	I: 0; O: 1	0	0

⁽¹⁾ X = don't care

6.11.4 Port P3 (P3.0 to P3.2) Input/Output With Schmitt Trigger




Figure 6-4. Port P3 (P3.0 to P3.2) Input/Output With Schmitt Trigger

Table 6-20. Port P3 (P3.0 to P3.2) Pin Functions

DINI NIAME (D2)	v	FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾	
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x
P3.0	0	P3.0 (I/O)	I: 0; O: 1	00
DO 4/1/10/14/07F	1	P3.1 (I/O)	I: 0; O: 1	00
P3.1/UCA1STE		UCA1STE	X	01
P3.2	2	P3.2 (I/O)	I: 0; O: 1	00

(1) X = don't care

SLASE59 - OCTOBER 2015

6.12 Device Descriptors

Table 6-21 lists the Device IDs of the devices. Table 6-22 lists the contents of the device descriptor taglength-value (TLV) structure for the devices.

Table 6-21. Device IDs

DEVICE	DEVI	CE ID
DEVICE	1A05h	1A04h
MSP430FR2433	82h	40h

Table 6-22. Device Descriptors

	DECODIDETION	MSP43	0FR2433
	DESCRIPTION	ADDRESS	VALUE
	Info length	1A00h	06h
	CRC length	1A01h	06h
	CRC value ⁽¹⁾	1A02h	per unit
Information Displa	CRC value (**)	1A03h	per unit
Information Block	Davidas ID	1A04h	Con Table C 04
	Device ID	1A05h	See Table 6-21
	Hardware revision	1A06h	per unit
	Firmware revision	1A07h	per unit
	Die Record Tag	1A08h	08h
	Die Record length	1A09h	0Ah
		1A0Ah	per unit
	Lot Wafer ID	1A0Bh	per unit
		1A0Ch	per unit
Die Desemb		1A0Dh	per unit
Die Record	Die V assitier	1A0Eh	per unit
	Die X position	1A0Fh	per unit
	Di V III	1A10h	per unit
	Die Y position	1A11h	per unit
	T . D . II	1A12h	per unit
	Test Result	1A13h	per unit
	ADC Calibration Tag	1A14h	per unit
	ADC Calibration Length	1A15h	per unit
	ADC Gain Factor	1A16h	per unit
	ADC Gain Factor	1A17h	per unit
ADC Calibration	ADC Offset	1A18h	per unit
ADC Calibration	ADC Ollset	1A19h	per unit
	ADC 1.5 V Peteranea Temperature 20°C	1A1Ah	per unit
	ADC 1.5-V Reference Temperature 30°C	1A1Bh	per unit
	ADC 1.5-V Reference Temperature 85°C	1A1Ch	per unit
	ADO 1.3-V Reference reinperature 65°C	1A1Dh	per unit

⁽¹⁾ CRC value covers the check sum from 0x1A04h to 0x1AEFh by applying CRC-CCITT-16 polynomial of $x^{16} + x^{12} + x^5 + 1$.

Table 6-22. Device Descriptors (continued)

	DESCRIPTION	MSP430FR2433		
	DESCRIPTION	ADDRESS	VALUE	
	Calibration Tag	1A1Eh	12h	
	Calibration Length	1A1Fh	04h	
Deference and DCC Calibration	1.5-V Reference Factor	1A20h	per unit	
Reference and DCO Calibration		1A21h	per unit	
	DCO Tap Setting for 16 MHz, Temperature 30°C (2)	1A22h	per unit	
		1A23h	per unit	

⁽²⁾ This value can be directly loaded into DCO bits in CSCTL0 registers to get accurate 16-MHz frequency at room temperature, especially when MCU exits from LPM3 and below. TI also suggests using the predivider to decrease the frequency if the temperature drift might result an overshoot beyond 16 MHz.

6.13 Memory

6.13.1 Memory Organization

Table 6-23 summarizes the memory organization of the device.

Table 6-23. Memory Organization

	ACCESS	MSP430FR2433
Memory (FRAM) Main: interrupt vectors and signatures Main: code memory	Read/Write (Optional Write Protect) ⁽¹⁾	15KB FFFFh–FF80h FFFFh–C400h
RAM	Read/Write	4KB 2FFFh–2000h
Information Memory (FRAM)	Read/Write (Optional Write Protect) ⁽²⁾	512B 19FFh–1800h
Bootstrap loader (BSL1) Memory (ROM)	Read only	2KB 17FFh–1000h
Bootstrap loader (BSL2) Memory (ROM)	Read only	1KB FFFFFh-FFC00h
Peripherals	Read/Write	4KB 0FFFh–0000h

⁽¹⁾ The Program FRAM can be write protected by setting PFWP bit in SYSCFG0 register. See the SYS chapter in MSP430G5xx and MSP430G6xx Family User's Guide (SLAU445) for more details

⁽²⁾ The Information FRAM can be write protected by setting DFWP bit in SYSCFG0 register. See the SYS chapter in MSP430G5xx and MSP430G6xx Family User's Guide (SLAU445) for more details

6.13.2 Peripheral File Map Table 6-24. Peripherals Summary

MODULE NAME	BASE ADDRESS	SIZE
Special Functions (See Table 6-25)	0100h	0010h
PMM (See Table 6-26)	0120h	0020h
SYS (See Table 6-27)	0140h	0040h
CS (See Table 6-28)	0180h	0020h
FRAM (See Table 6-29)	01A0h	0010h
CRC (See Table 6-30)	01C0h	0008h
WDT (See Table 6-31)	01CCh	0002h
Port P1, P2 (See Table 6-32)	0200h	0020h
Port P3 (See Table 6-33)	0220h	0020h
RTC (See Table 6-34)	0300h	0010h
Timer0_A3 (See Table 6-35)	0380h	0030h
Timer1_A3 (See Table 6-36)	03C0h	0030h
Timer2_A2 (See Table 6-37)	0400h	0030h
Timer3_A2 (See Table 6-38)	0440h	0030h
MPY32 (See Table 6-39)	04C0h	0030h
eUSCI_A0 (See Table 6-40)	0500h	0020h
eUSCI_A1 (See Table 6-41)	0520h	0020h
eUSCI_B0 (See Table 6-42)	0540h	0030h
Backup Memory (See Table 6-43)	0660h	0020h
ADC (See Table 6-44)	0700h	0040h

Table 6-25. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-26. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
PMM control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
PMM control 2	PMMCTL2	04h
PMM interrupt flags	PMMIFG	0Ah
PM5 control 0	PM5CTL0	10h

Table 6-27. SYS Registers (Base Address: 0140h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
System control	SYSCTL	00h
Bootloader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh
System configuration 0	SYSCFG0	20h
System configuration 1	SYSCFG1	22h
System configuration 2	SYSCFG2	24h

Table 6-28. CS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
CS control 0	CSCTL0	00h
CS control 1	CSCTL1	02h
CS control 2	CSCTL2	04h
CS control 3	CSCTL3	06h
CS control 4	CSCTL4	08h
CS control 5	CSCTL5	0Ah
CS control 6	CSCTL6	0Ch
CS control 7	CSCTL7	0Eh
CS control 8	CSCTL8	10h

Table 6-29. FRAM Registers (Base Address: 01A0h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
FRAM control 0	FRCTL0	00h
General control 0	GCCTL0	04h
General control 1	GCCTL1	06h

Table 6-30. CRC Registers (Base Address: 01C0h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 6-31. WDT Registers (Base Address: 01CCh)

REGISTER DESCRIPTION	ACRONYM	OFFSET
Watchdog timer control	WDTCTL	00h

SLASE59 - OCTOBER 2015

Table 6-32. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pulling enable	P1REN	06h
Port P1 selection 0	P1SEL0	0Ah
Port P1 selection 1	P1SEL1	0Ch
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pulling enable	P2REN	07h
Port P2 selection 0	P2SEL0	0Bh
Port P2 selection 1	P2SEL1	0Ch
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 6-33. Port P3 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pulling enable	P3REN	06h
Port P3 selection 0	P3SEL0	0Ah
Port P3 selection 1	P3SEL1	0

Table 6-34. RTC Registers (Base Address: 0300h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
RTC control	RTCCTL	00h
RTC interrupt vector	RTCIV	04h
RTC modulo	RTCMOD	08h
RTC counter	RTCCNT	0Ch

Table 6-35. Timer0_A3 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
TA0 control	TAOCTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
TA0 counter	TA0R	10h
Capture/compare 0	TA0CCR0	12h
Capture/compare 1	TA0CCR1	14h
Capture/compare 2	TA0CCR2	16h
TA0 expansion 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 6-36. Timer1_A3 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter	TA1R	10h
Capture/compare 0	TA1CCR0	12h
Capture/compare 1	TA1CCR1	14h
Capture/compare 2	TA1CCR2	16h
TA1 expansion 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 6-37. Timer2_A2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
TA2 counter	TA2R	10h
Capture/compare 0	TA2CCR0	12h
Capture/compare 1	TA2CCR1	14h
TA2 expansion 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh

Table 6-38. Timer3_A2 Registers (Base Address: 0440h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
TA3 control	TA3CTL	00h
Capture/compare control 0	TA3CCTL0	02h
Capture/compare control 1	TA3CCTL1	04h
TA3 counter	TA3R	10h
Capture/compare 0	TA3CCR0	12h
Capture/compare 1	TA3CCR1	14h
TA3 expansion 0	TA3EX0	20h
TA3 interrupt vector	TA3IV	2Eh

Table 6-39. MPY32 Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 x 32 result 0 – least significant word	RES0	24h
32 x 32 result 1	RES1	26h
32 x 32 result 2	RES2	28h
32 x 32 result 3 – most significant word	RES3	2Ah
MPY32 control 0	MPY32CTL0	2Ch

Table 6-40. eUSCI_A0 Registers (Base Address: 0500h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
eUSCI_A control word 0	UCA0CTLW0	00h
eUSCI_A control word 1	UCA0CTLW1	02h
eUSCI_A control rate 0	UCA0BR0	06h
eUSCI_A control rate 1	UCA0BR1	07h
eUSCI_A modulation control	UCA0MCTLW	08h
eUSCI_A status	UCA0STAT	0Ah
eUSCI_A receive buffer	UCA0RXBUF	0Ch
eUSCI_A transmit buffer	UCA0TXBUF	0Eh
eUSCI_A LIN control	UCA0ABCTL	10h
eUSCI_A IrDA transmit control	IUCA0IRTCTL	12h
eUSCI_A IrDA receive control	IUCA0IRRCTL	13h
eUSCI_A interrupt enable	UCA0IE	1Ah
eUSCI_A interrupt flags	UCA0IFG	1Ch
eUSCI_A interrupt vector word	UCA0IV	1Eh

Submit Documentation Feedback Product Folder Links: MSP430FR2433

Table 6-41. eUSCI_A1 Registers (Base Address: 0520h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
eUSCI_A control word 0	UCA1CTLW0	00h
eUSCI_A control word 1	UCA1CTLW1	02h
eUSCI_A control rate 0	UCA1BR0	06h
eUSCI_A control rate 1	UCA1BR1	07h
eUSCI_A modulation control	UCA1MCTLW	08h
eUSCI_A status	UCA1STAT	0Ah
eUSCI_A receive buffer	UCA1RXBUF	0Ch
eUSCI_A transmit buffer	UCA1TXBUF	0Eh
eUSCI_A LIN control	UCA1ABCTL	10h
eUSCI_A IrDA transmit control	IUCA1IRTCTL	12h
eUSCI_A IrDA receive control	IUCA1IRRCTL	13h
eUSCI_A interrupt enable	UCA1IE	1Ah
eUSCI_A interrupt flags	UCA1IFG	1Ch
eUSCI_A interrupt vector word	UCA1IV	1Eh

Table 6-42. eUSCI_B0 Registers (Base Address: 0540h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
eUSCI_B control word 0	UCB0CTLW0	00h
eUSCI_B control word 1	UCB0CTLW1	02h
eUSCI_B bit rate 0	UCB0BR0	06h
eUSCI_B bit rate 1	UCB0BR1	07h
eUSCI_B status word	UCB0STATW	08h
eUSCI_B byte counter threshold	UCB0TBCNT	0Ah
eUSCI_B receive buffer	UCB0RXBUF	0Ch
eUSCI_B transmit buffer	UCB0TXBUF	0Eh
eUSCI_B I2C own address 0	UCB0I2COA0	14h
eUSCI_B I2C own address 1	UCB0I2COA1	16h
eUSCI_B I2C own address 2	UCB0I2COA2	18h
eUSCI_B I2C own address 3	UCB0I2COA3	1Ah
eUSCI_B receive address	UCB0ADDRX	1Ch
eUSCI_B address mask	UCB0ADDMASK	1Eh
eUSCI_B I2C slave address	UCB0I2CSA	20h
eUSCI_B interrupt enable	UCB0IE	2Ah
eUSCI_B interrupt flags	UCB0IFG	2Ch
eUSCI_B interrupt vector word	UCB0IV	2Eh

Table 6-43. Backup Memory Registers (Base Address: 0660h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
Backup memory 0	BAKMEM0	00h
Backup memory 1	BAKMEM1	02h
Backup memory 2	BAKMEM2	04h
Backup memory 3	BAKMEM3	06h
Backup memory 4	BAKMEM4	08h
Backup memory 5	BAKMEM5	0Ah
Backup memory 6	BAKMEM6	0Ch
Backup memory 7	BAKMEM7	0Eh
Backup memory 8	BAKMEM8	10h
Backup memory 9	BAKMEM9	12h
Backup memory 10	BAKMEM10	14h
Backup memory 11	BAKMEM11	16h
Backup memory 12	BAKMEM12	18h
Backup memory 13	BAKMEM13	1Ah
Backup memory 14	BAKMEM14	1Ch
Backup memory 15	BAKMEM15	1Eh

Table 6-44. ADC Registers (Base Address: 0700h)

REGISTER DESCRIPTION	ACRONYM	OFFSET
ADC control 0	ADCCTL0	00h
ADC control 1	ADCCTL1	02h
ADC control 2	ADCCTL2	04h
ADC window comparator low threshold	ADCLO	06h
ADC window comparator high threshold	ADCHI	08h
ADC memory control 0	ADCMCTL0	0Ah
ADC conversion memory	ADCMEM0	12h
ADC interrupt enable	ADCIE	1Ah
ADC interrupt flags	ADCIFG	1Ch
ADC interrupt vector word	ADCIV	1Eh



6.14 Identification

6.14.1 Revision Identification

The device revision information is included as part of the top-side marking on the device package. The device-specific errata sheet describes these markings (see Section 8.2).

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the Hardware Revision entries in Section 6.12.

6.14.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings (see Section 8.2).

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the Device ID entries in Section 6.12.

6.14.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the MSP430 Programming Via the JTAG Interface User's Guide (SLAU320).

www.ti.com SLASE59 – OCTOBER 2015

7 Applications, Implementation, and Layout

NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP430 devices. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 10-µF plus a 100-nF low-ESR ceramic decoupling capacitor to the DVCC and DVSS pins. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Additionally, TI recommends separated grounds with a single-point connection for better noise isolation from digital-to-analog circuits on the board and to achieve high analog accuracy.




Figure 7-1. Power Supply Decoupling

7.1.2 External Oscillator

This device supports only a low-frequency crystal (32 kHz) on the XIN and XOUT pins. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the XIN input pin that meet the specifications of the respective oscillator if the appropriate XT1BYPASS mode is selected. In this case, the associated XOUT pin can be used for other purposes. If the XIN and XOUT pins are not used, they must be terminated according to Section 4.6.

Figure 7-2 shows a typical connection diagram.




Figure 7-2. Typical Crystal Connection




See the application report *MSP430 32-kHz Crystal Oscillators* (SLAA322) for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.

7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. Figure 7-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. Figure 7-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply V_{CC} to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a V_{CC} sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The V_{CC} sense feature detects the local V_{CC} present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. Figure 7-3 and Figure 7-4 show a jumper block that supports both scenarios of supplying V_{CC} to the target board. If this flexibility is not required, the desired V_{CC} connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.

For additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User's Guide (SLAU278).




- A. If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- B. The upper limit for C1 is 1.1 nF when using current TI tools.

Figure 7-3. Signal Connections for 4-Wire JTAG Communication

RUMENTS

SLASE59 - OCTOBER 2015



- A. Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- The device RST/NMI/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 1.1 nF when using current TI tools.

Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR), SFRRPCR.

In reset mode, the RST/NMI pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The RST/NMI pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the RST/NMI pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-kΩ pullup resistor to the RST/NMI pin with a 1.1-nF pulldown capacitor. The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the MSP430FR4xx and MSP430FR2xx Family User's Guide (SLAU445) for more information on the referenced control registers and bits.

7.1.5 Unused Pins

For details on the connection of unused pins, see Section 4.6.

TEXAS INSTRUMENTS

7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See the application report MSP430 32-kHz Crystal Oscillators (SLAA322) for recommended layout guidelines.
- Proper bypass capacitors on DVCC and reference pins, if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit and ADC signals.
- Refer to the Circuit Board Layout Techniques design guide (SLOA089) for a detailed discussion of PCB layout considerations. This document is written primarily about op amps, but the guidelines are generally applicable for all mixed-signal applications.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See the application report MSP430 System-Level ESD Considerations (SLAA530) for guidelines.

7.1.7 Do's and Don'ts

During power up, power down, and device operation, DVCC must not exceed the limits specified in Section 5.1, Absolute Maximum Ratings. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

7.2 Peripheral- and Interface-Specific Design Information

7.2.1 ADC Peripheral

7.2.1.1 Partial Schematic




Figure 7-5. ADC Grounding and Noise Considerations

7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in Section 7.1.1 combined with the connections shown in Section 7.2.1.1 prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate analog and digital ground planes with a single-point connection to achieve high accuracy.

Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as described in the sections ADC Pin Enable and 1.2-V Reference Settings of the MSP430FR4xx and MSP430FR2xx Family User's Guide (SLAU445).

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10-µF capacitor buffers the reference pin and filters any low-frequency ripple. A bypass capacitor of 100 nF filters out any high-frequency noise.

7.2.1.3 Layout Guidelines

Components that are shown in the partial schematic (see Figure 7-5) should be placed as close as possible to the respective device pins to avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.



8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 Getting Started and Next Steps

For more information on the MSP low-power microcontrollers and the tools and libraries that are available to help with your development, visit the Getting Started page.

8.1.1.2 Development Tools Support

8.1.1.2.1 Hardware Features

See the Code Composer Studio for MSP430 User's Guide (SLAU157) for details on the available features.

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMx.5 DEBUGGING SUPPORT	EEM VERSION
MSP430Xv2	Yes	Yes	3	Yes	Yes	No	No	No	S

8.1.1.2.2 Recommended Hardware Options

All MSP430 MCUs are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at MSP430 Tools.

8.1.1.2.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

PACKAGE	TARGET BOARD AND PROGRAMMER BUNDLE	TARGET BOARD ONLY
24-pin QFN (RGE)	MSP-FET430RGE24A	MSP-TS430RGE24A

8.1.1.2.2.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See MSP430 Tools for details.

8.1.1.2.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at MSP430 Tools.

PART NUMBER	PC PORT	FEATURES	PROVIDER
MSP-FET430UIF	USB	MSP430 USB debugging interface. Compatible with 4-wire JTAG and 2-wire Spy-Bi-Wire (SBW) JTAG modes	Texas Instruments
MSP-FET	USB	MSP MCU programmer and debugger. The MSP-FET is compatible with Code Composer Studio v6 and later.	Texas Instruments

8.1.1.2.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

PART NUMBER	PC PORT	FEATURES	PROVIDER
MSP-GANG	Serial and USB	Program up to eight devices at a time. Works with a PC or as a stand-alone package.	Texas Instruments

8.1.1.2.3 Recommended Software Options

8.1.1.2.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open-source solutions are also available.

This device is supported by Code Composer Studio™ IDE (CCS).

8.1.1.2.3.2 MSPWare

MSPWare is a collection of code examples, data sheets, and other design resources for all MSP devices delivered in a convenient package. In addition to providing a complete collection of existing MSP design resources, MSPWare also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP hardware. MSPWare is available as a component of CCS or as a stand-alone package.

8.1.1.2.3.3 Command-Line Programmer

MSP430 Flasher is an open-source, shell-based interface for programming MSP430 MCUs through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 MCU without the need for an IDE.

8.1.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCUs and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430FR2633). TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS - Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

Support tool development evolutionary flow:

MSPX – Development-support product that has not yet completed TI internal qualification testing.

MSP – Fully-qualified development-support product

XMS devices and MSPX development-support tools are shipped against the following disclaimer:


"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, RGE) and temperature range (for example, T). provides a legend for reading the complete device name for any family member.





Processor Family	MSP = Mixed-Signal Processor XMS = Experimental Silicon						
MCU Platform	430 = MSP430 16-bit low-power platform						
Device Type	Memory Type FR = FRAM						
Series	FRAM 4 Series = Up to 16 MHZ + LCD FRAM 2 Series = Up to 16 MHZ without LCD						
Feature Set	First and Second Digits – ADC Channels / eUSCIs / 16-bit Timers / I/Os 43 = Up to 8 / 3 / 4 / Up to 19	Third Digit – FRAM (KB) / SRAM (KB) 3 = 16 / 4					
Optional: Temperature Range	S = 0°C to 50°C I = -40°C to 85°C T = -40°C to 105°C						
Packaging	www.ti.com/packaging						
Optional: Distribution Format	T = Small Reel R = Large Reel No Marking = Tube or Tray						

Figure 8-1. Device Nomenclature



SLASE59 - OCTOBER 2015

8.2 **Documentation Support**

The following documents describe the MSP430FR2433 MCUs. Copies of these documents are available on the Internet at www.ti.com.

- **SLAU445** MSP430FR4xx and MSP430FR2xx Family User's Guide. Detailed description of all modules and peripherals available in this device family.
- SLAZ664 MSP430FR2433 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this MCU.
- **SLAU278** MSP430 Hardware Tools User's Guide. This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.
- MSP430FR4xx and MSP430FR2xx Bootloader (BSL) User's Guide. The bootloader (BSL) **SLAU610** provides a method to program memory during MSP430 MCU project development and updates. It can be activated by a utility that sends commands using a serial protocol. The BSL enables the user to control the activity of the MSP430 MCU and to exchange data using a personal computer or other device.
- **SLAU320** MSP430 Programming Via the JTAG Interface. This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 MCUs. This document describes access to the MCU using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
- **SLAA322** MSP430 32-kHz Crystal Oscillators. Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.
- SLOA089 Circuit Board Layout Techniques. Op amp circuitry is analog circuitry, and is very different from digital circuitry. It must be partitioned in its own section of the board, using special layout techniques. Printed circuit board effects become most apparent in high-speed analog circuits, but common mistakes described in this chapter can even affect the performance of audio circuits. The purpose of this chapter is to discuss some of the more common mistakes made by designers and how they degrade performance, and provide simple fixes to avoid the problems.
- SLAA530 MSP430 System-Level ESD Considerations. System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs.

TEXAS INSTRUMENTS

8.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

8.4 Trademarks

Code Composer Studio, E2E are trademarks of Texas Instruments.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

8.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation.





21-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430FR2433IRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FR2433	Samples
MSP430FR2433IRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FR2433	Samples
MSP430FR2433IYQWR	ACTIVE	DSBGA	YQW	24	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	430FR2433	Samples
MSP430FR2433IYQWT	ACTIVE	DSBGA	YQW	24	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	430FR2433	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and




PACKAGE OPTION ADDENDUM

21-Jun-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206344-5/AK 08/15

NOTES: A. All linear dimensions are in millimeters



RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.