

300-W STEREO / 600-W MONO PurePath™ HD ANALOG-INPUT POWER STAGE

Check for Samples: [TAS5630](#)

FEATURES

- **PurePath™ HD Enabled Integrated Feedback Provides:**
 - Signal Bandwidth up to 80 kHz for High-Frequency Content From HD Sources
 - Ultralow 0.03% THD at 1 W into 4 Ω
 - Flat THD at all Frequencies for Natural Sound
 - 80-dB PSRR (BTL, No Input Signal)
 - >100-dB (A-weighted) SNR
 - Click- and Pop-Free Start-Up
- **Multiple Configurations Possible on the Same PCB With Stuffing Options:**
 - Mono Parallel Bridge-Tied Load (PBTL)
 - Stereo Bridge-Tied Load (BTL)
 - 2.1 Single-Ended Stereo Pair and Bridge-Tied Load Subwoofer
 - Quad Single-Ended Outputs
- **Total Output Power at 10% THD+N**
 - 600 W in Mono PBTL Configuration
 - 300 W per Channel in Stereo BTL Configuration
 - 145 W per Channel in Quad Single-Ended Configuration
- **High-Efficiency Power Stage (>88%) With 60-m Ω Output MOSFETs**
- **Two Thermally Enhanced Package Options:**
 - PHD (64-Pin QFP)
 - DKD (44-Pin PSOP3)
- **Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short-Circuit Protection) With Error Reporting**
- **EMI Compliant When Used With Recommended System Design**

APPLICATIONS

- Mini Combo System
- AV Receivers
- DVD Receivers
- Active Speakers


DESCRIPTION

The TAS5630 is a high-performance analog-input class-D amplifier with integrated closed-loop feedback technology (known as PurePath HD technology) with the ability to drive up to 300 W ⁽¹⁾ stereo into 4- Ω to 8- Ω speakers from a single 50-V supply.

PurePath HD technology enables traditional AB-amplifier performance (<0.03% THD) levels while providing the power efficiency of traditional class-D amplifiers.

Unlike traditional class-D amplifiers, the distortion curve only increases once the output levels move into clipping.

PurePath HD technology enables lower idle losses, making the device even more efficient. Coupled with TI's class-G power-supply reference design for TAS563x, industry-leading levels of efficiency can be achieved.



- (1) Achievable output power levels are dependent on the thermal configuration of the target application. A high-performance thermal interface material between the exposed package heat slug and the heat sink should be used to achieve high output power levels.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath HD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


DEVICE INFORMATION

Terminal Assignment


The TAS5630 is available in two thermally enhanced packages:

- 64-Pin QFP (PHD) power package
- 44-Pin PSOP3 package (DKD)

The package types contain heat slugs that are located on the top side of the device for convenient thermal coupling to the heat sink.



PIN ONE LOCATION PHD PACKAGE



MODE SELECTION PINS

MODE PINS			ANALOG INPUT	OUTPUT CONFIGURATION	DESCRIPTION		
M3	M2	M1					
0	0	0	Differential	2 × BTL	AD mode		
0	0	1	—	—	Reserved		
0	1	0	Differential	2 × BTL	BD mode		
0	1	1	Differential single-ended	1 × BTL +2 ×SE	BD mode, BTL differential		
1	0	0	Single-ended	4 × SE	AD mode		
1	0	1	Differential	1 × PBTL	INPUT_C ⁽¹⁾	INPUT_D ⁽¹⁾	
					0	0	AD mode
					1	0	BD mode
1	1	0	Reserved				
1	1	1					

(1) INPUT_C and D are used to select between a subset of AD and BD mode operations in PBTL mode (1=VREG and 0=AGND).

PACKAGE HEAT DISSIPATION RATINGS⁽¹⁾

PARAMETER	TAS5630PHD	TAS5630DKD
R _{θJC} (°C/W) – 2 BTL or 4 SE channels	2.63	1.4
R _{θJC} (°C/W) – 1 BTL or 2 SE channel(s)	4.13	2.04
R _{θJC} (°C/W) – 1 SE channel	6.45	3.45
Pad area ⁽²⁾	64 mm ²	80 mm ²

(1) R_{θJC} is junction-to-case, R_{θCH} is case-to-heat sink

(2) R_{θCH} is an important consideration. Assume a 2-mil (0.051-mm) thickness of thermal grease with a thermal conductivity of 2.5 W/mK between the pad area and the heat sink and both channels active. The R_{θCH} with this condition is 1.1°C/W for the PHD package and 0.44°C/W for the DKD package.

Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	DESCRIPTION
0°C–70°C	TAS5630PHD	64-pin HTQFP
0°C–70°C	TAS5630DKD	44-pin PSOP3

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted ⁽¹⁾

	VALUE	UNIT
VDD to AGND	–0.3 to 13.2	V
GVDD to AGND	–0.3 to 13.2	V
PVDD_X to GND_X ⁽²⁾	–0.3 to 69	V
OUT_X to GND_X ⁽²⁾	–0.3 to 69	V
BST_X to GND_X ⁽²⁾	–0.3 to 82.2	V
BST_X to GVDD_X ⁽²⁾	–0.3 to 69	V
VREG to AGND	–0.3 to 4.2	V
GND_X to GND	–0.3 to 0.3	V
GND_X to AGND	–0.3 to 0.3	V
OC_ADJ, M1, M2, M3, OSC_IO+, OSC_IO–, FREQ_ADJ, VI_CM, C_STARTUP, PSU_REF to AGND	–0.3 to 4.2	V
INPUT_X	–0.3 to 5	V
RESET, SD, OTW1, OTW2, CLIP, READY to AGND	–0.3 to 7	V
Continuous sink current (SD, OTW1, OTW2, CLIP, READY)	9	mA
Operating junction temperature range, T _J	0 to 150	°C
Storage temperature, T _{stg}	–40 to 150	°C
Electrostatic discharge	Human-body model ⁽³⁾ (all pins)	±2 kV
	Charged-device model ⁽³⁾ (all pins)	±500 V

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) These voltages represents the dc voltage + peak ac waveform measured at the terminal of the device in all conditions.
- (3) Failure to follow good anti-static ESD handling during manufacture and rework contributes to device malfunction. Ensure operators handling the device are adequately grounded through the use of ground straps or alternative ESD protection.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PVDD_x	Half-bridge supply	DC supply voltage	25	50	52.5	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supply voltage	DC supply voltage	10.8	12	13.2	V
R _L (BTL)	Load impedance	Output filter according to schematics in the application information section	3.5	4	Ω	
R _L (SE)			1.8	2		
R _L (PBTL)			1.6	2		
L _{OUTPUT} (BTL)	Output filter inductance	Minimum output inductance at I _{OC}	7	10	μH	
L _{OUTPUT} (SE)			7	15		
L _{OUTPUT} (PBTL)			7	10		
f _{PWM}	PWM frame rate selectable for AM interference avoidance; 1% resistor tolerance.	Nominal	385	400	415	kHz
		AM1	315	333	350	
		AM2	260	300	335	
R _{FREQ_ADJ}	PWM frame-rate-programming resistor	Nominal; master mode	9.9	10	10.1	kΩ
		AM1; master mode	19.8	20	20.2	
		AM2; master mode	29.7	30	30.3	
V _{FREQ_ADJ}	Voltage on FREQ_ADJ pin for slave mode operation	Slave mode	3.3			V
T _J	Junction temperature		0		150	°C

PIN FUNCTIONS


PIN			Function ⁽¹⁾	DESCRIPTION
NAME	PHD NO.	DKD NO.		
AGND	8	10	P	Analog ground
BST_A	54	43	P	HS bootstrap supply (BST), external 0.033-μF capacitor to OUT_A required.
BST_B	41	34	P	HS bootstrap supply (BST), external 0.033-μF capacitor to OUT_B required.
BST_C	40	33	P	HS bootstrap supply (BST), external 0.033-μF capacitor to OUT_C required.
BST_D	27	24	P	HS bootstrap supply (BST), external 0.033-μF capacitor to OUT_D required.
CLIP	18	—	O	Clipping warning; open drain; active-low
C_STARTUP	3	5	O	Start-up ramp requires a charging capacitor of 4.7 nF to AGND in BTL mode
FREQ_ADJ	12	14	I	PWM frame-rate-programming pin requires resistor to AGND
GND	7, 23, 24, 57, 58	9	P	Ground
GND_A	48, 49	38	P	Power ground for half-bridge A
GND_B	46, 47	37	P	Power ground for half-bridge B
GND_C	34, 35	30	P	Power ground for half-bridge C
GND_D	32, 33	29	P	Power ground for half-bridge D
GVDD_A	55	—	P	Gate-drive voltage supply requires 0.1-μF capacitor to GND_A
GVDD_B	56	—	P	Gate drive voltage supply requires 0.1-μF capacitor to GND_B
GVDD_C	25	—	P	Gate drive voltage supply requires 0.1-μF capacitor to GND_C
GVDD_D	26	—	P	Gate drive voltage supply requires 0.1-μF capacitor to GND_D
GVDD_AB	—	44	P	Gate drive voltage supply requires 0.22-μF capacitor to GND_A/GND_B
GVDD_CD	—	23	P	Gate drive voltage supply requires 0.22-μF capacitor to GND_C/GND_D
INPUT_A	4	6	I	Input signal for half-bridge A
INPUT_B	5	7	I	Input signal for half-bridge B
INPUT_C	10	12	I	Input signal for half-bridge C
INPUT_D	11	13	I	Input signal for half-bridge D
M1	20	20	I	Mode selection
M2	21	21	I	Mode selection
M3	22	22	I	Mode selection
NC	59–62	—	—	No connect; pins may be grounded.
OC_ADJ	1	3	O	Analog overcurrent-programming pin requires resistor to AGND. 64-pin package (PHD) = 22 kΩ. 44-pin PSOP3 (DKD) = 24 kΩ
OSC_IO+	13	15	I/O	Oscillator master/slave output/input
OSC_IO–	14	16	I/O	Oscillator master/slave output/input
OTW	—	18	O	Overtemperature warning signal, open-drain, active-low
OTW1	16	—	O	Overtemperature warning signal, open-drain, active-low
OTW2	17	—	O	Overtemperature warning signal, open-drain, active-low
OUT_A	52, 53	39, 40	O	Output, half-bridge A
OUT_B	44, 45	36	O	Output, half-bridge B
OUT_C	36, 37	31	O	Output, half-bridge C
OUT_D	28, 29	27, 28	O	Output, half-bridge D
PSU_REF	63	1	P	PSU reference requires close decoupling of 330 pF to AGND.
PVDD_A	50, 51	41, 42	P	Power-supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with 2.2-μF capacitor to GND_A.
PVDD_B	42, 43	35	P	Power-supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with 2.2-μF capacitor to GND_B.
PVDD_C	38, 39	32	P	Power-supply input for half-bridge C requires close decoupling of 0.0- μF capacitor in parallel with 2.2-μF capacitor to GND_C.

(1) I = Input, O = Output, P = Power


PIN FUNCTIONS (continued)

PIN			Function ⁽¹⁾	DESCRIPTION
NAME	PHD NO.	DKD NO.		
PVDD_D	30, 31	25, 26	P	Power-supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with 2.2-μF capacitor to GND_D.
READY	19	19	O	Normal operation; open-drain; active-high
$\overline{\text{RESET}}$	2	4	I	Device reset input; active-low
$\overline{\text{SD}}$	15	17	O	Shutdown signal, open-drain, active-low
VDD	64	2	P	Power supply for digital voltage regulator requires a 10-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.
VI_CM	6	8	O	Analog comparator reference node requires close decoupling of 1 nF to AGND.
VREG	9	11	P	Digital regulator supply filter pin requires 0.1-μF capacitor to AGND.

TYPICAL SYSTEM BLOCK DIAGRAM



FUNCTIONAL BLOCK DIAGRAM



AUDIO CHARACTERISTICS (BTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 50 V, GVDD_X = 12 V, $R_L = 4\ \Omega$, $f_s = 400\ \text{kHz}$, $R_{OC} = 22\ \text{k}\Omega$, $T_C = 75^\circ\text{C}$; output filter: $L_{DEM} = 7\ \mu\text{H}$, $C_{DEM} = 680\ \text{nF}$, MODE = 010, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O Power output per channel	$R_L = 4\ \Omega$, 10% THD+N, clipped output signal		300		W
	$R_L = 6\ \Omega$, 10% THD+N, clipped output signal		210		
	$R_L = 8\ \Omega$, 10% THD+N, clipped output signal		160		
	$R_L = 4\ \Omega$, 1% THD+N, unclipped output signal		240		
	$R_L = 6\ \Omega$, 1% THD+N, unclipped output signal		160		
	$R_L = 8\ \Omega$, 1% THD+N, unclipped output signal		125		
THD+N Total harmonic distortion + noise	1 W		0.03%		
V_n Output integrated noise	A-weighted, AES17 filter, input capacitor grounded		270		μV
$ V_{OS} $ Output offset voltage	Inputs ac-coupled to AGND		40	150	mV
SNR Signal-to-noise ratio ⁽¹⁾	A-weighted, AES17 filter		100		dB
DNR Dynamic range	A-weighted, AES17 filter		100		dB
P_{idle} Power dissipation due to idle losses (I_{PVDD_X})	$P_O = 0$, four channels switching ⁽²⁾		2.7		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses also are affected by core losses of output inductors.

AUDIO SPECIFICATION (Single-Ended Output)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 50 V, GVDD_X = 12 V, $R_L = 4\ \Omega$, $f_s = 400\ \text{kHz}$, $R_{OC} = 22\ \text{k}\Omega$, $T_C = 75^\circ\text{C}$; output filter: $L_{DEM} = 15\ \mu\text{H}$, $C_{DEM} = 470\ \mu\text{F}$, MODE = 100, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O Power output per channel	$R_L = 2\ \Omega$, 10% THD+N, clipped output signal		145		W
	$R_L = 3\ \Omega$, 10% THD+N, clipped output signal		100		
	$R_L = 4\ \Omega$, 10% THD+N, clipped output signal		75		
	$R_L = 2\ \Omega$, 1% THD+N, unclipped output signal		110		
	$R_L = 3\ \Omega$, 1% THD+N, unclipped output signal		75		
	$R_L = 4\ \Omega$, 1% THD+N, unclipped output signal		55		
THD+N Total harmonic distortion + noise	1 W		0.07%		
V_n Output integrated noise	A-weighted, AES17 filter, input capacitor grounded		340		μV
SNR Signal-to-noise ratio ⁽¹⁾	A-weighted, AES17 filter		93		dB
DNR Dynamic range	A-weighted, AES17 filter		93		dB
P_{idle} Power dissipation due to idle losses (I_{PVDD_X})	$P_O = 0$, four channels switching ⁽²⁾		2		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

AUDIO SPECIFICATION (PBTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 50 V, GVDD_X = 12 V, $R_L = 2\ \Omega$, $f_s = 400\ \text{kHz}$, $R_{OC} = 22\ \text{k}\Omega$, $T_C = 75^\circ\text{C}$; output filter: $L_{DEM} = 7\ \mu\text{H}$, $C_{DEM} = 1.5\ \mu\text{F}$, MODE = 101-10, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _O	Power output per channel	$R_L = 2\ \Omega$, 10% THD+N, clipped output signal		600		W
		$R_L = 3\ \Omega$, 10% THD+N, clipped output signal		400		
		$R_L = 4\ \Omega$, 10% THD+N, clipped output signal		300		
		$R_L = 2\ \Omega$, 1% THD+N, unclipped output signal		480		
		$R_L = 3\ \Omega$, 1% THD+N, unclipped output signal		310		
		$R_L = 4\ \Omega$, 1% THD+N, unclipped output signal		230		
THD+N	Total harmonic distortion + noise	1 W		0.05%		
V _n	Output integrated noise	A-weighted		260		μV
SNR	Signal to noise ratio ⁽¹⁾	A-weighted		100		dB
DNR	Dynamic range	A-weighted		100		dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	P _O = 0, four channels switching ⁽²⁾		2.7		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

ELECTRICAL CHARACTERISTICS

PVDD_X = 50 V, GVDD_X = 12 V, VDD = 12 V, T_C (Case temperature) = 75°C , $f_s = 400\ \text{kHz}$, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION						
VREG	Voltage regulator, only used as reference node, VREG	VDD = 12 V	3	3.3	3.6	V
VI_CM	Analog comparator reference node, VI_CM		1.5	1.75	1.9	V
I_VDD	VDD supply current	Operating, 50% duty cycle	22.5			mA
		Idle, reset mode	22.5			
I_GVDD_X	GVDD_x gate-supply current per half-bridge	50% duty cycle	12.5			mA
		Reset mode	1.5			
I_PVDD_X	Half-bridge supply current	50% duty cycle with recommended output filter	13.3			mA
		Reset mode, No switching	870			
ANALOG INPUTS						
R_IN	Input resistance	READY = HIGH	33			kΩ
V_IN	Maximum input voltage swing		5			V
I_IN	Maximum input current		342			μA
G	Voltage gain (V_OUT/V_IN)		23			dB
OSCILLATOR						
f_OSC_IO+	Nominal, master mode	F_PWM × 10	3.85	4	4.15	MHz
	AM1, master mode		3.15	3.33	3.5	
	AM2, master mode		2.6	3	3.35	
V_IH	High level input voltage		1.86			V
V_IL	Low level input voltage		1.45			V
OUTPUT-STAGE MOSFETS						
R_DS(on)	Drain-to-source resistance, low side (LS)	T_J = 25°C, excludes metallization resistance, GVDD = 12 V	60	100	mΩ	
	Drain-to-source resistance, high side (HS)		60	100	mΩ	

ELECTRICAL CHARACTERISTICS (continued)

PVDD_X = 50 V, GVDD_X = 12 V, VDD = 12 V, T_C (Case temperature) = 75°C, f_S = 400 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I/O PROTECTION						
V _{uvp,G}	Undervoltage protection limit, GVDD_x and VDD			9.5		V
V _{uvp,hyst} ⁽¹⁾				0.6		V
OTW1 ⁽¹⁾	Overtemperature warning 1		95	100	105	°C
OTW2 ⁽¹⁾	Overtemperature warning 2		115	125	135	°C
OTW _{hyst} ⁽¹⁾	Temperature drop needed below OTW temperature for OTW to be inactive after OTW event			25		°C
OTE ⁽¹⁾	Overtemperature error		145	155	165	°C
	OTE-OTW differential			30		°C
OTE _{hyst} ⁽¹⁾	A reset must occur for $\overline{\text{SD}}$ to be released following an OTE event.			25		°C
OLPC	Overload protection counter	f _{PWM} = 400 kHz		2.6		ms
I _{OC}	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1-Ω load, 64-pin QFP package (PHD), R _{OCP} = 22 kΩ		19		A
		Resistor – programmable, nominal peak current in 1-Ω load, 44-Pin PSOP3 package (DKD), R _{OCP} = 24 kΩ		19		A
	Overcurrent limit protection, latched	Resistor – programmable, nominal peak current in 1-Ω load, R _{OCP} = 47 kΩ		19		A
I _{OCT}	Overcurrent response time	Time from switching transition to flip-state induced by overcurrent		150		ns
I _{PD}	Internal pulldown resistor at output of each half-bridge	Connected when $\overline{\text{RESET}}$ is active to provide bootstrap charge. Not used in SE mode		3		mA
STATIC DIGITAL SPECIFICATIONS						
V _{IH}	High-level input voltage	INPUT_X, M1, M2, M3, RESET	2			V
V _{IL}	Low-level input voltage			0.8		V
I _{lkg}	Input leakage current			100		μA
OTW/SHUTDOWN (SD)						
R _{INT_PU}	Internal pullup resistance, $\overline{\text{OTW1}}$ to VREG, OTW2 to VREG, $\overline{\text{SD}}$ to VREG		20	26	32	kΩ
V _{OH}	High-level output voltage	Internal pullup resistor	3	3.3	3.6	V
		External pullup of 4.7 kΩ to 5 V	4.5		5	
V _{OL}	Low-level output voltage	I _O = 4 mA		200	500	mV
FANOUT	Device fanout $\overline{\text{OTW1}}$, $\overline{\text{OTW2}}$, $\overline{\text{SD}}$, $\overline{\text{CLIP}}$, READY	No external pullup		30		devices

(1) Specified by design.

TYPICAL CHARACTERISTICS, BTL CONFIGURATION

TOTAL HARMONIC+NOISE
vs
OUTPUT POWER




Figure 1.

OUTPUT POWER
vs
SUPPLY VOLTAGE




Figure 2.

UNCLIPPED OUTPUT POWER
vs
SUPPLY VOLTAGE




Figure 3.

SYSTEM EFFICIENCY
vs
OUTPUT POWER




Figure 4.

TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)

SYSTEM POWER LOSS
vs
OUTPUT POWER




Figure 5.

OUTPUT POWER
vs
CASE TEMPERATURE




Figure 6.

NOISE AMPLITUDE
vs
FREQUENCY




Figure 7.

TYPICAL CHARACTERISTICS, SE CONFIGURATION

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER




Figure 8.

OUTPUT POWER
vs
SUPPLY VOLTAGE




Figure 9.

OUTPUT POWER
vs
CASE TEMPERATURE




Figure 10.

TYPICAL CHARACTERISTICS, PBTL CONFIGURATION

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER




Figure 11.

OUTPUT POWER
vs
SUPPLY VOLTAGE




Figure 12.

OUTPUT POWER
vs
CASE TEMPERATURE




Figure 13.

APPLICATION INFORMATION

PCB MATERIAL RECOMMENDATION

FR-4 2-oz. (70- μ m) glass epoxy material is recommended for use with the TAS5630. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance).

PVDD CAPACITOR RECOMMENDATION

The large capacitors used in conjunction with each full bridge are referred to as the PVDD capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well-designed system power supply, 1000 μ F, 63-V supports more applications. The PVDD capacitors should be the low-ESR type, because they are used in a circuit associated with high-speed switching.

DECOUPLING CAPACITOR RECOMMENDATIONS

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 2.2- μ F capacitor that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 63 V is required for use with a 50-V power supply.

SYSTEM DESIGN RECOMMENDATIONS

The following schematics and PCB layouts illustrate *best practices* used for the TAS5630.




Figure 14. Typical Differential-Input BTL Application With BD Modulation Filters




Figure 15. Typical Differential (2N) PBTL Application With BD Modulation Filters




Figure 16. Typical SE Application




Figure 17. Typical 2.1 System Differential-Input BTL and Unbalanced-Input SE Application




Figure 18. Typical Differential-Input BTL Application With BD Modulation Filters, DKD Package

THEORY OF OPERATION

POWER SUPPLIES

To facilitate system design, the TAS5630 needs only a 12-V supply in addition to the (typical) 50-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

To provide outstanding electrical and acoustical characteristics, the PWM signal path, including gate drive and output stage, is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate drive supply pins (GVDD_X), bootstrap pins (BST_X), and power-stage supply pins (PVDD_X). Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12-V source, it is highly recommended to separate GVDD_A, GVDD_B, GVDD_C, GVDD_D, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300 kHz to 400 kHz, it is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X pin is decoupled with a 2.2-μF ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5630 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 50-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5630 is fully protected against erroneous power-stage turnon due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the [Recommended Operating Conditions](#) table of this data sheet).

SYSTEM POWER-UP/POWER-DOWN SEQUENCE

Powering Up

The TAS5630 does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the [Electrical Characteristics](#) table of this data sheet). Although not specifically required, it is recommended to hold $\overline{\text{RESET}}$ in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

Powering Down

The TAS5630 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the [Electrical Characteristics](#) table of this data sheet). Although not specifically required, it is a good practice to hold $\overline{\text{RESET}}$ low during power down, thus preventing audible artifacts including pops or clicks.

ERROR REPORTING

The $\overline{SD}$, $\overline{OTW}$, $\overline{OTW1}$ and $\overline{OTW2}$ pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the $\overline{SD}$ pin going low. Likewise, $\overline{OTW}$ and $\overline{OTW2}$ go low when the device junction temperature exceeds 125°C and $\overline{OTW1}$ goes low when the junction temperature exceeds 100°C (see the following table).

$\overline{SD}$	$\overline{OTW1}$	$\overline{OTW2}$, $\overline{OTW}$	DESCRIPTION
0	0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	0	1	Overload (OLP) or undervoltage (UVP). Junction temperature higher than 100°C (overtemperature warning)
0	1	1	Overload (OLP) or undervoltage (UVP)
1	0	0	Junction temperature higher than 125°C (overtemperature warning)
1	0	1	Junction temperature higher than 100°C (overtemperature warning)
1	1	1	Junction temperature lower than 100°C and no OLP or UVP faults (normal operation)

Note that asserting either $\overline{RESET}$ low forces the $\overline{SD}$ signal high, independent of faults being present. TI recommends monitoring the $\overline{OTW}$ signal using the system microcontroller and responding to an overtemperature warning signal by, e.g., turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both $\overline{SD}$ and $\overline{OTW}$ outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5 V (see the [Electrical Characteristics](#) table of this data sheet for further specifications).

DEVICE PROTECTION SYSTEM

The TAS5630 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5630 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the $\overline{SD}$ pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, i.e., the supply voltage has increased.

The device functions on errors, as shown in the following table.

BTL Mode		PBTL Mode		SE Mode	
Local error in	Turns Off or in	Local error in	Turns Off or in	Local error in	Turns Off or in
A	A + B	A	A + B + C + D	A	A + B
B		B		B	
C	C + D	C		C	C + D
D		D		D	

Bootstrap UVP does not shut down according to the table; it shuts down the respective half-bridge.

PIN-TO-PIN SHORT-CIRCUIT PROTECTION (PPSC)

The PPSC detection system protects the device from permanent damage if a power output pin (OUT_X) is shorted to GND_X or PVDD_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter, whereas PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup, i.e., when VDD is supplied; consequently, a short to either GND_X or PVDD_X after system startup does not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two-step sequence. The first step ensures that there are no shorts from OUT_X to GND_X; the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC

filter. The typical duration is $<15 \text{ ms}/\mu\text{F}$. While the PPSC detection is in progress, $\overline{\text{SD}}$ is kept low, and the device does not react to changes applied to the $\overline{\text{RESET}}$ pins. If no shorts are present the PPSC detection passes, and $\overline{\text{SD}}$ is released, a device reset does not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations; the detection is not performed in SE mode. To make sure the PPSC detection system is not tripped, it is recommended not to insert resistive load to GND_X or PVDD_X .

OVERTEMPERATURE PROTECTION

The two different package options have individual overtemperature protection schemes.

PHD Package:

The TAS5630 PHD package option has a three-level temperature-protection system that asserts an active-low warning signal ($\overline{\text{OTW1}}$) when the device junction temperature exceeds 100°C (typical), ($\overline{\text{OTW2}}$) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and $\overline{\text{SD}}$ being asserted low. OTE is latched in this case. To clear the OTE latch, $\overline{\text{RESET}}$ must be asserted. Thereafter, the device resumes normal operation.

DKD Package:

The TAS5630 DKD package option has a two-level temperature-protection system that asserts an active-low warning signal ($\overline{\text{OTW}}$) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and $\overline{\text{SD}}$ being asserted low. OTE is latched in this case. To clear the OTE latch, $\overline{\text{RESET}}$ must be asserted. Thereafter, the device resumes normal operation.

UNDERVOLTAGE PROTECTION (UVP) AND POWER-ON RESET (POR)

The UVP and POR circuits of the TAS5630 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD_X and VDD supply voltages reach the levels stated in the [Electrical Characteristics](#) table. Although GVDD_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and $\overline{\text{SD}}$ being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

DEVICE RESET

When $\overline{\text{RESET}}$ is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high-impedance state when asserting the reset input low. Asserting reset input low removes any fault information to be signaled on the $\overline{\text{SD}}$ output; i.e., $\overline{\text{SD}}$ is forced high. A rising-edge transition on reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of $\overline{\text{SD}}$.

SYSTEM DESIGN CONSIDERATIONS

A rising-edge transition on the reset input allows the device to execute the startup sequence and starts switching.

Apply audio only when the state of READY is high; that starts and stops the amplifier without having audible artifacts that are heard in the output transducers. If an overcurrent protection event is introduced, the READY signal goes low; hence, filtering is needed if the signal is intended for audio muting in non-microcontroller systems.

The CLIP signal indicates that the output is approaching clipping. The signal can be used to either an audio volume decrease or intelligent power supply controlling a low and a high rail.

The device inverts the audio signal from input to output.

The VREG pin is not recommended to be used as a voltage source for external circuitry.

OSCILLATOR

The oscillator frequency can be trimmed by external control of the `FREQ_ADJ` pin.


To reduce interference problems while using a radio receiver tuned within the AM band, the switching frequency can be changed from nominal to lower values. These values should be chosen such that the nominal and the lower-value switching frequencies together result in the fewest cases of interference throughout the AM band, and can be selected by the value of the `FREQ_ADJ` resistor connected to `AGND` in master mode.

For slave-mode operation, turn off the oscillator by pulling the `FREQ_ADJ` pin to `VREG`. This configures the `OSC_I/O` pins as inputs, which must be slaved from an external clock.

PRINTED CIRCUIT BOARD RECOMMENDATION

Use an unbroken ground plane to have a good low-impedance and -inductance return path to the power supply for power and audio signals. PCB layout, audio performance and EMI are linked closely together. The circuit contains high, fast-switching currents; therefore, care must be taken to prevent damaging voltage spikes. Routing of the audio input should be kept short and together with the accompanying audio-source ground. A local ground area underneath the device is important to keep solid to minimize ground bounce.

Netlist for this printed circuit board is generated from the schematic in [Figure 14](#).




Note T1: PVDD bulk decoupling capacitors C60–C64 should be as close as possible to the PVDD_X and GND_X pins; the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.

Note T2: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.

Note T3: Heat sink must have a good connection to PCB ground.

Note T4: Output filter capacitors must be linear in the applied voltage range, preferably metal film types.

Figure 19. Printed Circuit Board – Top Layer



Note B1: It is important to have a direct-low impedance return path for high current back to the power supply. Keep impedance low from top to bottom side of PCB through a lot of ground vias.

Note B2: Bootstrap low-impedance X7R ceramic capacitors placed on bottom side provide a short, low-inductance current loop.

Note B3: Return currents from bulk capacitors and output filter capacitors

Figure 20. Printed Circuit Board – Bottom Layer

REVISION HISTORY

Changes from Original (July 2009) to Revision A	Page
• Deleted Product Preview from the PHD package	3
Changes from Revision A (September 2009) to Revision B	Page
• Changed several frame-rate specifications in <i>Recommended Operating Conditions</i>	4
• Changed oscillator frequency specifications in <i>Electrical Characteristics</i>	10
• Changed specification for overload protection counter in <i>Electrical Characteristics</i>	11

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TAS5630PHD	NRND	Production	HTQFP (PHD) 64	90 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5630
TAS5630PHD.A	NRND	Production	HTQFP (PHD) 64	90 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5630
TAS5630PHD.B	NRND	Production	HTQFP (PHD) 64	90 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5630
TAS5630PHDR	NRND	Production	HTQFP (PHD) 64	1000 LARGE T&R	Yes	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5630
TAS5630PHDR.A	NRND	Production	HTQFP (PHD) 64	1000 LARGE T&R	Yes	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5630
TAS5630PHDR.B	NRND	Production	HTQFP (PHD) 64	1000 LARGE T&R	Yes	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5630

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TAS5630PHD	PHD	HTQFP	64	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TAS5630PHD.A	PHD	HTQFP	64	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TAS5630PHD.B	PHD	HTQFP	64	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45

GENERIC PACKAGE VIEW


PHD 64


HTQFP - 1.2 mm max height

14 x 14, 0.8 mm pitch

PLASTIC QUAD FLATPACK



This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. See technical brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004) for information regarding recommended board layout.



4224850/C 06/2025

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 6X

4224850/C 06/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025