



# 10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

## FEATURES

- 100-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 66-MHz System Clock
- Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224
- Chipset (Serializer/Deserializer) Power Consumption <450 mW (Typ) at 66 MHz



- Synchronization Mode for Faster Lock
- Lock Indicator
- No External Components Required for PLL
- Low-Cost 28-Pin SSOP Package
- Industrial Temperature Qualified, T<sub>A</sub> = -40°C to 85°C
- Programmable Edge Trigger on Clock
- Flow-Through Pinout for Easy PCB Layout



## DESCRIPTION

The SN65LV1023A serializer and SN65LV1224A deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 10 MHz to 66 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 792-Mbps payload encoded throughput.

Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters.

The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock.


The SN65LV1023A and SN65LV1224A are characterized for operation over ambient air temperature of  $-40^{\circ}$ C to  $85^{\circ}$ C.

DEVICE	PART NUMBER
Serializer	SN65LV1023ADB
Deserializer	SN65LV1224ADB

### ORDERING INFORMATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### FUNCTIONAL DESCRIPTION

The SN65LV1023A and SN65LV1224A are a 10-bit serializer/deserializer chipset designed to transmit data over differential backplanes or unshielded twisted pair (UTP) at clock speeds from 10 MHz to 66 MHz. The chipset has five states of operation: initialization mode, synchronization mode, data transmission mode, power-down mode, and high-impedance mode. The following sections describe each state of operation.

### **Initialization Mode**

Initialization of both devices must occur before data transmission can commence. Initialization refers to synchronization of the serializer and deserializer PLLs to local clocks.

When  $V_{CC}$  is applied to the serializer and/or deserializer, the respective outputs enter the high-impedance state, while on-chip power-on circuitry disables internal circuitry. When  $V_{CC}$  reaches 2.45 V, the PLL in each device begins locking to a local clock. For the serializer, the local clock is the transmit clock (TCLK) provided by an external source. For the deserializer, a local clock must be applied to the REFCLK pin. The serializer outputs remain in the high-impedance state, while the PLL locks to the TCLK.

### **FUNCTIONAL DESCRIPTION (continued)**

### Synchronization Mode

The deserializer PLL must synchronize to the serializer in order to receive valid data. Synchronization can be accomplished in one of two ways:

Rapid Synchronization: The serializer has the capability to send specific SYNC patterns consisting of six
ones and six zeros switching at the input clock rate. The transmission of SYNC patterns enables the
deserializer to lock to the serializer signal within a deterministic time frame. This transmission of SYNC
patterns is selected via the SYNC1 and SYNC2 inputs on the serializer. Upon receiving valid SYNC1 or
SYNC2 pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.

When the deserializer detects edge transitions at the LVDS input, it attempts to lock to the embedded clock information. The deserializer LOCK output remains high while its PLL locks to the incoming data or SYNC patterns present on the serial input. When the deserializer locks to the LVDS data, the LOCK output goes low. When LOCK is low, the deserializer outputs represent incoming LVDS data. One approach is to tie the deserializer LOCK output directly to SYNC1 or SYNC2.


• Random-Lock Synchronization: The deserializer can attain lock to a data stream without requiring the serializer to send special SYNC patterns. This allows the SN65LV1224A to operate in open-loop applications. Equally important is the deserializer's ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The primary constraint on the random lock time is the initial phase relation between the incoming data and the REFCLK when the deserializer powers up.

The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer could enter false lock – falsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive multitransition (RMT);see Figure 1 for RMT examples. This occurs when more than one low-high transition takes place per clock cycle over multiple cycles. In the worst case, the deserializer could become locked to the data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock exists. Upon detection, the circuitry prevents the LOCK output from becoming active until the potential false lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary happens each cycle. The deserializer does not go into lock until it finds a unique four consecutive cycles of data boundary (stop/start bits) at the same position.


The deserializer stays in lock until it cannot detect the same data boundary (stop/start bits) for four consecutive cycles. Then the deserializer goes out of lock and hunts for the new data boundary (stop/start bits). In the event of loss of synchronization, the LOCK pin output goes high and the outputs (including RCLK) enter a high-impedance state. The user's system should monitor the LOCK pin in order to detect a loss of synchronization. Upon detection of locs of lock, sending sync patterns for resynchronization is desirable if reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as previously noted.

### **FUNCTIONAL DESCRIPTION (continued)**

D<sub>IN0</sub> Held Low and D<sub>IN1</sub> Held High



D<sub>IN4</sub> Held Low and D<sub>IN5</sub> Held High



DIN8 Held Low and DIN9 Held High




Figure 1. RMT Pattern Examples

### **Data Transmission Mode**

After initialization and synchronization, the serializer accepts parallel data from inputs  $D_{IN0}$ - $D_{IN9}$ . The serializer uses the TCLK input to latch the incoming data. The TCLK\_R/F pin selects which edge the serializer uses to strobe incoming data. If either of the SYNC inputs is high for six TCLK cycles, the data at  $D_{IN0}$ - $D_{IN9}$  is ignored regardless of the clock edge selected and 1026 cycles of SYNC pattern are sent.

After determining which clock edge to use, a start and stop bit, appended internally, frames the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO±) at 12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate is  $66 \times 12 = 792$  Mbps. Because only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz, the useful data rate is  $66 \times 10 = 660$  Mbps. The data source, which provides TCLK, must be in the range of 10 MHz to 66 MHz.

The serializer outputs  $(DO\pm)$  can drive point-to-point connections or limited multipoint or multidrop backplanes. The outputs transmit data when the enable pin (DEN) is high, PWRDN = high, and SYNC1 and SYNC2 are low. When DEN is driven low, the serializer output pins enter the high-impedance state.

### FUNCTIONAL DESCRIPTION (continued)

Once the deserializer has synchronized to the serializer, the  $\overline{LOCK}$  pin transitions low. The deserializer locks to the embedded clock and uses it to recover the serialized data.  $R_{OUT}$  data is valid when  $\overline{LOCK}$  is low, otherwise  $R_{OUT0}$ - $R_{OUT0}$ - $R_{OUT0}$  is invalid. The  $R_{OUT0}$ - $R_{OUT0}$ - $R_{OUT0}$  data is strobed out by RCLK. The specific RCLK edge polarity to be used is selected by the RCLK\_R/F input. The  $R_{OUT0}$ - $R_{OUT0}$ , LOCK and RCLK outputs can drive a maximum of three CMOS input gates (15-pF load. total for all three) with a 66-MHz clock.

### Power Down

When no data transfer is required, the power-down mode can be used. The serializer and deserializer use the power-down state, a low-power sleep mode, to reduce power consumption. The deserializer enters power down when you drive PWRDN and REN low. The serializer enters power down when you drive PWRDN low. In power down, the PLL stops and the outputs enter a high-impedance state, which disables load current and reduces supply current to the milliampere range. To exit power down, you must drive the PWRDN pin high.

Before valid data exchanges between the serializer and deserializer can resume, you must reinitialize and resynchronize the devices to each other. Initialization of the serializer takes 1026 TCLK cycles. The deserializer initialize and drives LOCK high until lock to the LVDS clock occurs.

### High-Impedance Mode

The serializer enters the high-impedance mode when the DEN pin is driven low. This puts both driver output pins (DO+ and DO-) into a high-impedance state. When you drive DEN high, the serializer returns to the previous state, as long as all other control pins remain static (SYNC1, SYNC2, PWRDN, TCLK\_R/F). When the REN pin is driven low, the deserializer enters high-impedance mode. Consequently, the receiver output pins ( $R_{OUT0}-R_{OUT9}$ ) and RCLK are placed into the high-impedance state. The LOCK output remains active, reflecting the state of the PLL.

INPU	TS	OUTPUTS					
PWRDN	REN	ROUT[0:9] <sup>(1)</sup>	LOCK (2)	RCLK <sup>(3)</sup>			
Н	Н	Z	Н	Z			
Н	Н	Active	L	Active			
L	Х	Z	Z	Z			
Н	L	Z	Active	Z			

#### **Deserializer Truth Table**

(1) ROUT and RCLK are 3-stated when  $\overline{LOCK}$  is asserted high.

(2) LOCK output reflects the state of the deserializer with regard to the selected data stream.

(3) RCLK active indicates the RCLK is running if the deserializer is locked. The timing of RCLK with respect to ROUT is determined by RCLK\_R/F.

### Failsafe Biasing for the SN65LV1224A

The SN65LV1224A has an input threshold sensitivity of  $\pm 50$  mV. This allows for greater differential noise margin in the SN65LV1224A. However, in cases where the receiver input is not being actively driven, the increased sensitivity of the SN65LV1224A can pickup noise as a signal and cause unintentional locking. This may occur when the input cable is disconnected. SN65LV1224A has an on-chip fail-safe circuit that drives the serial input and LOCK Signal high. The response time of the fail-safe circuit depends on interconnect characteristics. SLLS570D-JUNE 2003-REVISED JANUARY 2005



### **Terminal Functions**

SERIALIZER		
PIN	NAME	DESCRIPTION
18, 20, 23, 25	AGND	Analog circuit ground (PLL and analog circuits)
17, 26	AV <sub>CC</sub>	Analog circuit power supply (PLL and analog circuits)
19	DEN	LVTTL logic input. Low puts the LVDS serial output into the high-impedance state. High enables serial data output.
15, 16	DGND	Digital circuit ground
3-12	D <sub>IN0</sub> –D <sub>IN9</sub>	Parallel LVTTL data inputs
21	D <sub>O</sub> -	Inverting LVDS differential output
22	D <sub>O</sub> +	Noninverting LVDS differential output
27, 28	DV <sub>CC</sub>	Digital circuit power supply
24	PWRDN	LVTTL logic input. Asserting this pin low turns off the PLL and places the outputs into the high-impedance state, putting the device into a low-power mode.
1, 2	SYNC1, SYNC2	LVTTL logic inputs SYNC1 and SYNC2 are ORed together. When at least one of the two pins is asserted high for 6 cycles of TCLK, the serializer initiates transmission of a minimum 1026 SYNC patterns. If after completion of the transmission of 1026 patterns SYNC continues to be asserted, then the transmission continues until SYNC is driven low and if the time SYNC holds > 6 cycles, another 1026 SYNC pattern transmission initiates.
13	TCLK_R/F	LVTTL logic input. Low selects a TCLK falling-edge data strobe; high selects a TCLK rising-edge data strobe.
14	TCLK	LVTTL-level reference clock input. The SN65LV1023A accepts a 10-MHz to 66-MHz clock. TCLK strobes parallel data into the input latch and provides a reference frequency to the PLL.
DESERIALIZER	R	
1, 12, 13	AGND	Analog circuit ground (PLL and analog circuits)
4, 11	AV <sub>CC</sub>	Analog circuit power supply (PLL and analog circuits)
14, 20, 22	DGND	Digital circuit ground
21, 23	DV <sub>CC</sub>	Digital circuit power supply
10	LOCK	LVTTL level output. LOCK goes low when the deserializer PLL locks onto the embedded clock edge.
7	PWRDN	LVTTL logic input. Asserting this pin low turns off the PLL and places outputs into a high-impedance state, putting the device into a low-power mode. To initiate power down, this pin is held low for a minimum of 16 ns. As long as <u>PWRDN</u> is held low, the device is in the power down state.
2	RCLK_R/F	LVTTL logic input. Low selects an RCLK falling-edge data strobe; high selects an RCLK rising-edge data strobe.
9	RCLK	LVTTL level output recovered clock. Use RCLK to strobe R <sub>OUTx</sub> .
3	REFCLK	LVTTL logic input. Use this pin to supply a REFCLK signal for the internal PLL frequency.
8	REN	LVTTL logic input. Low places R <sub>OUT0</sub> -R <sub>OUT9</sub> and RCLK in the high-impedance state.
5	R <sub>I</sub> +	Serial data input. Noninverting LVDS differential input
6	R <sub>I</sub> –	Serial data input. Inverting LVDS differential input
15-19, 24–28	R <sub>OUT0</sub> -R <sub>OUT9</sub>	Parallel LVTTL data outputs

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
V <sub>CC</sub> to GND		–0.3 V to 4 V
LVTTL input voltage		-0.3 V to (V <sub>CC</sub> + 0.3 V)
LVTTL output voltage		-0.3 V to (V <sub>CC</sub> + 0.3 V)
LVDS receiver input volt	age	–0.3 V to 3.9 V
LVDS driver output volta	–0.3 V to 3.9 V	
LVDS output short circuit	10 ms	
Flastrastatia disabarga	НВМ	Up to 6 kV
Electrostatic discharge	MM	Up to 200 V
Junction temperature		150°C
Storage temperature		-65°C to 150°C
Lead temperature (solde	260°C	
Maximum package powe	1.27 W	
Package derating		10.3 mW/°C above 25°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage <sup>(1)</sup>	3	3.3	3.6	V
	Receiver input voltage range	0		2.4	V
V <sub>CM</sub>	Receiver input common mode range	$\frac{V_{ID}}{2}$		$2.4 - \left(\frac{V_{ID}}{2}\right)$	V
	Supply noise voltage			100	$mV_{P-P}$
T <sub>A</sub>	Operating free-air temperature	-40	25	85	°C

(1) By design, DVCC and AVCC are separated internally and does not matter what the difference is for |DVCC-AVCC|, as long as both are within 3 V to 3.6 V.

SLLS570D-JUNE 2003-REVISED JANUARY 2005



### **ELECTRICAL CHARACTERISTICS**

over recommended operating supply and temperature ranges (unless otherwise noted)

	PARAMETER	TEST CONDITIC	NS	MIN	TYP	MAX	UNIT
SERIAL	LIZER LVCMOS/LVTTL DC SPECIFICATION	NS <sup>(1)</sup>					
V <sub>IH</sub>	High-level input voltage			2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage			GND		0.8	V
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = -18 mA			-0.86	-1.5	V
I <sub>IN</sub>	Input current <sup>(2)</sup>	V <sub>IN</sub> = 0 V or 3.6 V		-200	±100	200	μA
	IALIZER LVCMOS/LVTTL DC SPECIFICAT	IONS <sup>(3)</sup>					
V <sub>IH</sub>	High-level input voltage			2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage			GND		0.8	V
V <sub>CL</sub>	Input clamp voltage	$I_{CL} = -18 \text{ mA}$			-0.62	-1.5	V
I <sub>IN</sub>	Input current (pull-up and pull-down resistors on inputs)	V <sub>IN</sub> = 0 V or 3.6 V		-200		200	μA
V <sub>ОН</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA		2.2	3	V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 5 \text{ mA}$		GND	0.25	0.5	V
los	Output short-circuit current	V <sub>OUT</sub> = 0 V		-15	-47	-85	mA
l <sub>oz</sub>	High-impedance output current	$\overline{PWRDN}$ or REN = 0.8 V, V <sub>OUT</sub>	= 0 V or V <sub>CC</sub>	-10	±1	10	μA
	LIZER LVDS DC SPECIFICATIONS (APPLY	TO PINS DO+ AND DO-)				I	
V <sub>OD</sub>	Output differential voltage (DO+)-(DO-)	$R_L = 27 \Omega$ , See Figure 19		350	450		mV
ΔV <sub>OD</sub>	Output differential voltage unbalance					35	mV
V <sub>OS</sub>	Offset voltage			1.1	1.2	1.3	V
ΔV <sub>OS</sub>	Offset voltage unbalance				4.8	35	mV
l <sub>os</sub>	Output short circuit current	$D0 = 0 V, D_{INx} = high, \overline{PWRDN}$	$D0 = 0 V, D_{INx} = high, \overline{PWRDN}$ and $DEN = 2.4 V$				mA
I <sub>oz</sub>	High-impedance output current	PWRDN or DEN = 0.8 V, DO =		-10	±1	10	μA
I <sub>OX</sub>	Power-off output current	V <sub>CC</sub> = 0 V, DO = 0 V or 3.6 V		-20	±1	25	μA
C <sub>O</sub>	Output single-ended capacitance					1±20%	pF
	IALIZER LVDS DC SPECIFICATIONS (APP	LY TO PINS RI+ AND RI-)					
V <sub>TH</sub>	Differential threshold high voltage	V <sub>CM</sub> = 1.1 V				50	mV
V <sub>TL</sub>	Differential threshold low voltage			-50			mV
		V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = 3.6 V or 0 V		-10	±1	15	
I <sub>IN</sub>	Input current	$V_{IN} = 0 \text{ V}, V_{CC} = 3.6 \text{ V or } 0 \text{ V}$	-10	±0.05	10	μA	
CI	Input single-ended capacitance					0.5±20 %	pF
SERIAL	LIZER SUPPLY CURRENT (APPLIES TO PI	NS DVCC AND AVCC)		1			
			f = 10 MHz		20	25	
ICCD	Serializer supply current worst case	$R_L = 27 \Omega$ , See Figure 4	f = 66 MHz		55	70 r	
I <sub>CCXD</sub>	Serializer supply current	<u>PWRDN</u> = 0.8 V		200	500	μA	
	IALIZER SUPPLY CURRENT (APPLIES TO			1			
					15	35	
I <sub>CCR</sub>	Deserializer supply current, worst case	$C_L = 15 \text{ pF}, \text{ See Figure 4}$	f = 10 MHz f = 66 MHz		80	95	mA
I <sub>CCXR</sub>	Deserializer supply current, power down	<u>PWRDN</u> = 0.8 V, REN = 0.8 V			0.36	1	mA

Apply to D<sub>IN0</sub>-D<sub>IN9</sub>, TCLK, PWRDN, TCLK\_R/F, SYNC1, SYNC2, DEN
 High I<sub>IN</sub> values are due to pullup and pulldown resistors on the inputs.
 Apply to pins PWRDN, RCLK\_R/F, REN, REFCLK = inputs; apply to pins R<sub>OUTx</sub>, RCLK, LOCK = outputs

## SERIALIZER TIMING REQUIREMENTS FOR TCLK

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>TCP</sub>	Transmit clock period		15.15	Т	100	ns
t <sub>TCIH</sub>	Transmit clock high time		0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit clock low time		0.4T	0.5T	0.6T	ns
t <sub>t(CLK)</sub>	TCLK input transition time			3	6	ns
t <sub>JIT</sub>	TCLK input jitter	See Figure 18			150	ps (RMS)
	Frequency Tolerance		-100		100	ppm

### SERIALIZER SWITCHING CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise specified)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>TLH(L)</sub>	LVDS low-to-high	transition time	$R_1 = 27 \Omega$ , $C_1 = 10 pF$ to GND, See		0.2	0.4	ns
t <sub>LTHL(L)</sub>	LVDS high-to-low	transition time	Figure 5		0.25	0.4	ns
t <sub>su(DI)</sub>	D <sub>IN0</sub> -D <sub>IN9</sub> setup to	TCLK	$R_L = 27 \Omega$ , $C_L = 10 pF$ to GND, See	0.5			ns
t <sub>su(DI)</sub>	D <sub>IN0</sub> -D <sub>IN9</sub> hold fron	n TCLK	Figure 8	4			ns
t <sub>d(HZ)</sub>	DO± high-to-high-i	mpedance-state delay			2.5	5	
t <sub>d(LZ)</sub>	DO± low-to-high-in	npedance-state delay	-		2.5	5	
t <sub>d(ZH)</sub>	DO± high-to-high-i delay	mpedance-state-to-high	$R_L = 27 \Omega$ , $C_L = 10 pF$ to GND, See Figure 9		5	10	ns
t <sub>d(ZL)</sub>	DO± high-to-high-i delay	mpedance-state-to-low			6.5	10	
t <sub>w(SPW)</sub>	SYNC pulse durati	ion		6×t <sub>TCP</sub>			ns
t <sub>(PLD)</sub>	Serializer PLL lock	time	$R_{L} = 27 \Omega$ , See Figure 11	1026×t <sub>TCP</sub>			ns
t <sub>d(S)</sub>	Serializer delay		$R_L = 27 \Omega$ , See Figure 12	t <sub>TCP</sub> +1	t <sub>TCP</sub> +2	t <sub>TCP</sub> +3	ns
	Deterministic litter	10 MHz				230	
t <sub>DJIT</sub>	Deterministic jitter	66 MHz	$R_{L} = 27 \Omega, C_{L} = 10 \text{ pF to GND}$			150	ps
t <sub>RJIT</sub>	Random jitter		$R_L = 2.7 \ \Omega, C_L = 10 \text{ pF to GND}$		10	19	ps (RMS)

### DESERIALIZER TIMING REQUIREMENTS FOR REFCLK

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RFCP</sub>	REFCLK period		15.1 5	т	100	ns
t <sub>RFDC</sub>	REFCLK duty cycle		30%	50%	70%	
t <sub>t(RF)</sub>	REFCLK transition time			3	6	ns
	Frequency tolerance		100		+100	ppm

SLLS570D-JUNE 2003-REVISED JANUARY 2005

### DESERIALIZER SWITCHING CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	PIN/FREQ	MIN	TYP	MAX	UNIT
t <sub>(RCP)</sub>	Receiver out clockperiod	t <sub>(RCP)</sub> = t <sub>(TCP)</sub> , See Figure 12	RCLK	15.15		100	ns
t <sub>TLH(C)</sub>	CMOS/TTL low-to-high transition time	С <sub>L</sub> = 15 рF,	R <sub>OUT0</sub> -R <sub>OUT9</sub> , LOCK, RCLK		1.2	2.5	ns
t <sub>THL(C)</sub>	CMOS/TTL high-to-low transition time	See Figure 6	LÕČK, RČLK		1.1	2.5	115
+ (1)	Deserializer delay,	Room temperature,	10 MHz	1.75×t <sub>RCP</sub> +4.2		1.75×t <sub>RCP</sub> +12.6	-
t <sub>d(D)</sub> <sup>(1)</sup>	See Figure 13	3.3 V	66 MHz	1.75×t <sub>RCP</sub> +7.4		1.75×t <sub>RCP</sub> +9.7	ns
+	R <sub>OUTx</sub> data valid		RCLK 10 MHz	0.4×t <sub>RCP</sub>	0.5×t <sub>RCP</sub>		
t <sub>(ROS)</sub>	before RCLK	See Figure 14	RCLK 66 MHz	0.4×t <sub>RCP</sub>	0.5×t <sub>RCP</sub>		
+	R <sub>OUTx</sub> data valid after	See Figure 14	10 MHz	-0.4×t <sub>RCP</sub>	-0.5×t <sub>RCP</sub>		ns
t <sub>(ROH)</sub>	RČĽŔ		66 MHz	-0.4×t <sub>RCP</sub>	-0.5×t <sub>RCP</sub>		
t <sub>(RDC)</sub>	RCLK duty cycle			40%	50%	60%	
t <sub>d(HZ)</sub>	High-to-high- impedance state delay				6.5	8	ns
t <sub>d(LZ)</sub>	Low-to-high- impedance state delay	See Figure 15	R <sub>OUT0</sub> -R <sub>OUT9</sub>		4.7	8	ns
t <sub>d(HR)</sub>	High-impedance state-to-high delay				5.3	8	ns
t <sub>d(ZL)</sub>	High-impedance- state-to-low delay				4.7	8	ns
	Deserializer PLL lock		10 MHz			815 x t <sub>RFCP</sub>	
t <sub>(DSR1)</sub>	time from PWRDN(with SYNCPAT)		66 MHz			815 x t <sub>RFCP</sub>	μs
	Deserializer PLL lock	See Figure 16,	10 MHz			0.7	1
t <sub>(DSR2)</sub>	time from SYNCPAT	Figure 17, and <sup>(2)</sup>	66 MHz			0.2	1
t <sub>d(ZHLK)</sub>	High-impedance-state to-high delay(power up)		LOCK			3	ns
+	Deserializer noise	See Figure 18 and <sup>(3)</sup>	10 MHz		3680		<b>D</b> 2
t <sub>RNM</sub>	margin	See rigule to and (5)	66 MHz		540		ps

(1) The deserializer delay time for all frequencies does not exceed 2 serial bit times.

t<sub>(DSR1)</sub> represents the time required for the deserializer to register that a lock has occurred upon powerup or when leaving the (2) powerdown mode. t<sub>(DSR2)</sub> represents the time required to register that a lock has occurred for the powered up and enabled deserializer when the input (RI±) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs). In order to specify deserializer PLL performance t<sub>DSR1</sub> and t<sub>DSR2</sub> are specified with REFCLK active and stable and specific conditions of SYNCPATs.
 (3) t<sub>RNM</sub> represents the phase noise or jitter that the deserializer can withstand in the incoming data stream before bit errors occur.

### TIMING DIAGRAMS AND TEST CIRCUITS








Figure 3.


















Figure 7. Serializer Input Clock Transition Time










Figure 9. Serializer High-Impedance-State Test Circuit and Timing



### Figure 10. Serializer PLL Lock Time and PWRDN High-Impedance-State Delays








Figure 14. Deserializer Data Valid Out Times




Figure 15. Deserializer High-Impedance-State Test Circuit and Timing




Figure 16. Deserializer PLL Lock Times and PWRDN 3-State Delays

SN65LV1023A SN65LV1224A SLLS570D-JUNE 2003-REVISED JANUARY 2005



TIMING DIAGRAMS AND TEST CIRCUITS (continued)






Figure 17. Deserializer PLL Lock Time From SyncPAT



 $t_{SW}$ : Setup and Hold Time (Internal Data Sampling Window)  $t_{DJIT}$ : Serializer Output Bit Position Jitter That Results From Jitter on TCLK  $t_{RNM}$ : Receiver Noise Margin Time

### Figure 18. Receiver LVDS Input Skew Margin



 $V_{OD} = (D_0+) - (D_0-)$ Differential Output Signal Is Shown as  $(D_0+) - (D_0-)$ 

Figure 19. V<sub>OD</sub> Diagram

### **APPLICATION INFORMATION**

### DIFFERENTIAL TRACES AND TERMINATION

The performance of the SN65LV1023A/SN65LV1224A is affected by the characteristics of the transmission medium. Use controlled-impedance media and termination at the receiving end of the transmission line with the media's characteristics impedance.

Use balanced cables such as twisted pair or differential traces that are ran close together. A balanced cable picks up noise together and appears to the receiver as common mode. Differential receivers reject common-mode noise. Keep cables or traces matched in length to help reduce skew.

Running the differential traces close together helps cancel the external magnetic field, as well as maintain a constant impedance. Avoiding sharp turns and reducing the number of vias also helps.

### TOPOLOGIES

There are several topologies that the serializers can operate. Three common examples are shown below.

Figure 20 shows an example of a single-terminated point-to-point connection. Here a single termination resistor is located at the deserializer end. The resistor value should match that of the characteristic impedance of the cable or PC board traces. The total load seen by the serializer is 100  $\Omega$ . Double termination can be used and typically reduces reflections compared with single termination. However, it also reduces the differential output voltage swing.

AC-coupling is only recommended if the parallel TX data stream is encoded to achieve a dc-balanced data stream. Otherwise the AC-caps can induce common mode voltage drift due to the dc-unbalanced data stream.




Figure 20. Single-Terminated Point-to-Point Connection

Figure 21 shows an example of a multidrop configuration. Here there is one transmitter broadcasting data to multiple receivers. A 50-k $\Omega$  resistor at the far end terminates the bus.




Figure 21. Multidrop Configuration

Figure 22 shows an example of multiple serializers and deserializers on the same differential bus, such as in a backplane. This is a multipoint configuration. In this situation, the characteristic impedance of the bus can be significantly less due to loading. Termination resistors that match the loaded characteristic impedance are required at each end of the bus. The total load seen by the serializer in this example is  $27 \Omega$ .



## **TOPOLOGIES (continued)**




Figure 22. Multiple Serializers and Deserializers on the Same Differential Bus



## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65LV1023ADB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV1023A	Samples
SN65LV1023ADBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV1023A	Samples
SN65LV1023ARHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LV 1023A	Samples
SN65LV1023ARHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LV 1023A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



#### www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65LV1023A :

Enhanced Product: SN65LV1023A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
r	· · · · · · · · · · · · · · · · · · ·

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LV1023ARHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LV1023ARHBR	VQFN	RHB	32	3000	350.0	350.0	43.0

## TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65LV1023ADB	DB	SSOP	28	50	530	10.5	4000	4.1

# **DB0028A**



# **PACKAGE OUTLINE**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0028A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0028A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **RHB 32**

5 x 5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **RHB0032E**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RHB0032E**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RHB0032E**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated