



# 3.3-V CAN TRANSCEIVER

### **FEATURES**

- Bus-Pin Fault Protection Exceeds ±36 V
- Bus-Pin ESD Protection Exceeds 16-kV HBM
- Compatible With ISO 11898
- Signaling Rates<sup>(1)</sup> up to 1 Mbps
- Extended -7-V to 12-V Common-Mode Range
- High-Input Impedance Allows for 120 Nodes
- LVTTL I/Os Are 5-V Tolerant
- Adjustable Driver Transition Times for Improved Signal Quality
- Unpowered Node Does Not Disturb the Bus
- Low-Current Standby Mode . . . 200-μA Typical
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
  - High Input Impedance With Low V<sub>CC</sub>
  - Monolithic Output During Power Cycling
- Loopback for Diagnostic Functions Available
- DeviceNet Vendor ID #806
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C)
   Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (1) Additional temperature ranges available contact factory

### **APPLICATIONS**


- CAN Data Bus
- Industrial Automation
  - DeviceNet<sup>™</sup> Data Buses
  - Smart Distributed Systems (SDS™)
- SAE J1939 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface

## **DESCRIPTION**

The SN65HVD233 is used in applications employing the controller area network (CAN) serial communication physical layer in accordance with the ISO 11898 standard. As a CAN transceiver, it provides transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

Designed for operation in especially harsh environments, the device features cross-wire, overvoltage and loss of ground protection to  $\pm 36$  V, with overtemperature protection and common-mode transient protection of  $\pm 100$  V. This device operates over a -7-V to 12-V common-mode range with a maximum of 60 nodes on a bus.

### **FUNCTIONAL BLOCK DIAGRAM**



ΔŽ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNet is a trademark of Open DeviceNet Vendor Association.





This device has limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

If the common-mode range is restricted to the ISO-11898 Standard range of -2 V to 7 V, up to 120 nodes may be connected on a bus. This transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications.

The  $R_S$  (pin 8) of the SN65HVD233 provides for three modes of operation: high-speed, slope control, or low-power standby mode. The high-speed mode of operation is selected by connecting  $R_S$  directly to ground, allowing the driver output transistors to switch on and off as fast as possible with no limitation on the rise and fall slope. The rise and fall slope can be adjusted by connecting a resistor to ground at  $R_S$ , since the slope is proportional to the pin's output current. Slope control is implemented with a resistor value of 10 k $\Omega$  to achieve a slew rate of  $\approx$  15 V/ $\mu$ s and a value of 100 k $\Omega$  to achieve  $\approx$  2.0 V/ $\mu$ s slew rate. For more information about slope control, refer to the application information section.

The SN65HVD233 enters a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to R<sub>S</sub>. The local protocol controller reverses this low-current standby mode when it needs to transmit to the bus.

A logic high on the loopback LBK (pin 5) of the SN65HVD233 places the bus output and bus input in a high-impedance state. The remaining circuit remains active and available for driver to receiver loopback, self-diagnostic node functions without disturbing the bus.

#### **AVAILABLE OPTIONS**

PART NUMBER			DIAGNOSTIC LOOPBACK	AUTOBAUD LOOPBACK
SN65HVD233	200-μA standby mode	Adjustable	Yes	No

### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	SOIC - D	Reel of 2500	SN65HVD233MDREP	H233EP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Submit Documentation Feedback

<sup>(2)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



### **POWER DISSIPATION RATINGS**

PACKAGE	CIRCUIT BOARD	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	Low-K	596.6 mW	5.7 mW/°C	255.7 mW	28.4 mW
D	High-K	1076.9 mW	10.3 mW/°C	461.5 mW	51.3 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

				VALUE	UNIT
$V_{CC}$	Supply voltage range			-0.3 to 7	V
	Voltage range at any bu	ge range at any bus terminal (CANH or CANL)		-36 to 36	V
	Voltage input range, trai	nsient pulse, CANH and CANL	-100 to 100	V	
VI	Input voltage range, (D,	R, R <sub>S</sub> , LBK)		-0.5 to 7	V
Io	Receiver output current			-10 to 10	mA
	Electrostatic discharge	Human Body Model (3)	CANH, CANL and GND	16	kV
		Human Body Model (3)	All pins	3	kV
	Electrostatic discharge	Charged-Device Mode (4)	All pins	1	kV
	Continuous total power	dissipation	See Dissipation Rating Table		
$T_{J}$	Operating junction temp	erature		150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT
$V_{CC}$	Supply voltage		3	3.6	
	Voltage at any bus terminal (separat	ely or common mode)	-7	12	
$V_{IH}$	High-level input voltage	D, LBK	2	5.5	V
$V_{IL}$	Low-level input voltage	D, LBK	0	0.8	
$V_{\text{ID}}$	Differential input voltage		-6	6	
	Resistance from R <sub>S</sub> to ground		0	100	kΩ
$V_{I(Rs)}$	Input Voltage at R <sub>S</sub> for standby			5.5	V
	Lligh lovel output ourrent	Driver	-50		A
Іон	High-level output current	Receiver	-10		mA
	Low lovel output ourrent	Driver		50	A
I <sub>OL</sub>	Low-level output current	Receiver		10	mA
$T_{J}$	Operating junction temperature			150	°C
T <sub>A</sub>	Operating free-air temperature <sup>(1)</sup>		-55	125	°C

<sup>(1)</sup> Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A.

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.

# **DRIVER ELECTRICAL CHARACTERISTICS**

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT			
.,	Bus output voltage	(	CANH	D. O.V. D. O.V. Coo Figure 4 and Figure 2	2.45		$V_{CC}$	V		
$V_{O(D)}$	(Dominant)	(	CANL	D = 0 V, R <sub>S</sub> = 0 V, See Figure 1 and Figure 2	0.5		1.25	V		
	Bus output voltage	(	CANH	D 2V D 2V Cas Figure 4 and Figure 2		2.3		V		
Vo	(Recessive)	(	CANL	D = 3 V, R <sub>S</sub> = 0 V, See Figure 1 and Figure 2		2.3		V		
V	Differential output ve	oltogo (Dom	ninant)	D = 0 V, R <sub>S</sub> = 0 V, See Figure 1 and Figure 2	1.5	2	3	V		
$V_{OD(D)}$	Differential output vo	ollage (Don	imani)	D = 0 V, R <sub>S</sub> = 0 V, See Figure 2 and Figure 3	1.2	2	3	V		
V	Differential output vs	oltogo (Doo	oooisso)	D = 3 V, R <sub>S</sub> = 0 V, See Figure 1 and Figure 2	-120		12	mV		
V <sub>OD</sub>	Differential output vo	ollage (Rec	essive)	D = 3 V, R <sub>S</sub> = 0 V, No load	-0.5		0.05	V		
V <sub>OC(pp)</sub>	Peak-to-peak comm	on-mode o	utput voltage	See Figure 9		1		V		
I <sub>IH</sub>	High-level input curr	ent	D,LBK	D = 2 V	-30		30	μΑ		
I <sub>IL</sub>	Low-level input curre	ent I	D, LBK	D = 0.8 V	-30		30	μΑ		
	,			V <sub>CANH</sub> = -7 V, CANL Open, See Figure 12	-250					
	Chart aireuit autaut			V <sub>CANH</sub> = 12 V, CANL Open, See Figure 12			1	A		
I <sub>OS</sub>	Short-circuit output of	current		V <sub>CANL</sub> = -7 V, CANH Open, See Figure 12	-1			mA		
				V <sub>CANL</sub> = 12 V, CANH Open, See Figure 12			250			
Co	Output capacitance			See receiver input capacitance						
I <sub>IRs(s)</sub>	R <sub>S</sub> input current for	standby		$R_{S} = 0.75 V_{CC}$	-10			μΑ		
		Standby		$R_S = V_{CC}$ , $D = V_{CC}$ , LBK = 0 V		200	600	μΑ		
I <sub>CC</sub>	Supply current	Supply current	Supply current	Dominant		$D = 0 \text{ V}$ , No load, LBK = 0 V, $R_S = 0 \text{ V}$			6	A
	Recessive		•	$D = V_{CC}$ , No load, LBK = 0 V, $R_S = 0$ V			6	mA		

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply.



# **DRIVER SWITCHING CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		R <sub>S</sub> = 0 V, See Figure 4		35	95	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$R_S$ with 10 k $\Omega$ to ground, See Figure 4		70	125	ns
	ion to high level earpar	$R_S$ with 100 k $\Omega$ to ground, See Figure 4		500	870	
		R <sub>S</sub> = 0 V, See Figure 4		70	120	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	$R_S$ with 10 k $\Omega$ to ground, See Figure 4		130	180	ns
	riigit to low level output	$R_S$ with 100 k $\Omega$ to ground, SeeFigure 4		870	1200	
		R <sub>S</sub> = 0 V, See Figure 4		35		
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	$R_S$ with 10 k $\Omega$ to ground, See Figure 4		60		ns
		$R_S$ with 100 k $\Omega$ to ground, SeeFigure 4		370		
t <sub>r</sub>	Differential output signal rise time	D OV See Figure 4	20		70	
t <sub>f</sub>	Differential output signal fall time	R <sub>S</sub> = 0 V, See Figure 4	20		70	ns
t <sub>r</sub>	Differential output signal rise time	D. with 40 kO to ground Coo Figure 4	30		135	
t <sub>f</sub>	Differential output signal fall time	$R_S$ with 10 kΩ to ground, See Figure 4	30		135	ns
t <sub>r</sub>	Differential output signal rise time	D with 100 kO to ground See Figure 1	300		1400	20
t <sub>f</sub>	Differential output signal fall time	$R_S$ with 100 kΩ to ground, See Figure 4	300		1400	ns
t <sub>en(s)</sub>	Enable time from standby to dominant	See Figure 8		0.6	1.5	μs

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply. Timing parameters are characterized but not production tested.

# RECEIVER ELECTRICAL CHARACTERISTICS

	PARAMI	ETER	TEST CO	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going inp	out threshold voltage (2)				750	900	
V <sub>IT</sub>	Negative-going in voltage (2)	put threshold	LBK = 0 V, See Table 1		500	650		mV
V <sub>hys</sub>	Hysteresis voltag	e (V <sub>IT+</sub> – V <sub>IT</sub> )				100		
$V_{OH}$	High-level output	voltage	I <sub>O</sub> = -4 mA, See Figure 6		2.4			V
$V_{OL}$	Low-level output	voltage	I <sub>O</sub> = 4 mA, See Figure 6				0.4	V
			CANH or CANL = 12 V		150		500	
	Bus input current	$V_{CC} = 0 \text{ V}$ Other bus pin = 0 V,	200		600	^		
II			CANH or CANL = -7 V		-610		-150	μΑ
		-450		-130				
Cı	Input capacitance	e (CANH or CANL)	Pin-to-ground, V <sub>I</sub> = 0.4 sin LBK = 0 V	$(4E6\pi t) + 0.5V, D = 3 V,$		40		
C <sub>ID</sub>	Differential input	capacitance	Pin-to-pin, $V_I = 0.4 \sin (4E6 LBK = 0 V)$	6πt) + 0.5V, D = 3 V,		20		pF
$R_{ID}$	Differential input	resistance	D 2V I DK 2V		40		100	1.0
R <sub>IN</sub>	Input resistance (	(CANH or CANL)	D = 3 V, LBK = 0 V		20		50	kΩ
		Sleep	$D = V_{CC}$ , $R_S = 0 V or V_{CC}$			0.05	2	
	Cupply ourront	Standby	$R_S = V_{CC}$ , $D = V_{CC}$ , LBK =	0 V		200	600	μΑ
I <sub>CC</sub>	Supply current	pply current Dominant	D = 0 V, No load, R <sub>S</sub> = 0 V, LBK = 0 V				6	A
		Recessive	$D = V_{CC}$ , No load, $R_S = 0 V$	/, LBK = 0 V			6	mA

All typical values are at 25°C and with a 3.3 V supply. Characterized but not production tested.



# RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		35	60	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		35	60	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	See Figure 6	7		ns
t <sub>r</sub>	Output signal rise time		2	6.5	
t <sub>f</sub>	Output signal fall time		2	6.5	

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply. Timing parameters are characterized but not production tested.

# **DEVICE SWITCHING CHARACTERISTICS**

PARAMETER		TEST CONDITIONS	MIN TYP(1)	MAX	UNIT	
t <sub>(LBK)</sub>	Loopback delay, driver input to receiver output	HVD233	See Figure 11	7.5	13	ns
		R <sub>S</sub> = 0 V, See Figure 10	70	135		
t <sub>(loop1)</sub>	Total loop delay, driver input to receiver output, recessive to dominant	$R_S$ with 10 k $\Omega$ to ground, See Figure 10	105	190	ns	
	recessive to definition.		$R_S$ with 100 k $\Omega$ to ground, See Figure 10	535	1000	
			R <sub>S</sub> = 0 V, See Figure 10	70	135	
t <sub>(loop2)</sub>	Total loop delay, driver input to r dominant to recessive	eceiver output,	$R_S$ with 10 k $\Omega$ to ground, See Figure 10	105	190	ns
	dominant to recessive		$R_S$ with 100 k $\Omega$ to ground, See Figure 10	535	1100	

 $<sup>(1) \</sup>quad \text{All typical values are at } 25^{\circ}\text{C and with a } 3.3 \text{ V supply. Timing parameters are characterized but not production tested.}$ 



## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current, and Test Definition




Figure 2. Bus Logic State Voltage Definitions





Figure 3. Driver V<sub>OD</sub>



- A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR)  $\leq$  125 kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L$  includes fixture and instrumentation capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 5. Receiver Voltage and Current Definitions




- A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR)  $\leq$  125 kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B. C<sub>L</sub> includes fixture and instrumentation capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms


**INPUT** OUTPUT **MEASURED V<sub>CANH</sub>** R VCANL  $|V_{ID}|$ -6.1 V -7 V L 900 mV 12 V 11.1 V L 900 mV  $V_{OL}$ -1 V -7 V L 6 V 12 V 6 V L 6 V -6.5 V -7 V Н 500 mV 12 V 11.5 V Н 500 mV -7 V -1 V Н 6 V  $V_{OH}$ 6 V 12 V Н 6 V Open Open Н Χ

**Table 1. Differential Input Voltage Threshold Test** 




NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 7. Test Circuit, Transient Over Voltage Test




NOTE: All  $V_1$  input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 8. t<sub>en(s)</sub> Test Circuit and Voltage Waveforms




NOTE: All V<sub>I</sub> input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. V<sub>OC(pp)</sub> Test Circuit and Voltage Waveforms



NOTE: All V<sub>I</sub> input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 10. t<sub>(loop)</sub> Test Circuit and Voltage Waveforms



NOTE: All V<sub>I</sub> input pulses are supplied by agenerator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 11. t<sub>(LBK)</sub> Test Circuit and Voltage Waveforms





Figure 12. I<sub>OS</sub> Test Circuit and Waveforms



The R Output State Does Not Change During Application of the Input Waveform.

$V_{\text{ID}}$	R1	R2
500 mV	50 Ω	<b>280</b> Ω
900 mV	50 Ω	130 Ω




NOTE: All input pulses are supplied by a generator with f  $\leq$  1.5 MHz.


Figure 13. Common-Mode Voltage Rejection



# **DEVICE INFORMATION**



# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



TEXAS INSTRUMENTS

SLLS944-NOVEMBER 2008 www.ti.com

### **Table 2. Thermal Characteristics**

	PARAMETERS	TEST CONDITIONS	VALUE	UNIT
0	Junction-to-ambient thermal resistance <sup>(1)</sup>	Low-K <sup>(2)</sup> board, no air flow		°C/W
$\theta_{JA}$	Junction-to-ambient thermal resistance	High-K <sup>(3)</sup> board, no air flow	101	C/VV
$\theta_{JB}$	Junction-to-board thermal resistance	High-K <sup>(3)</sup> board, no air flow	82.8	°C/W
$\theta_{JC}$	Junction-to-case thermal resistance		26.5	°C/W
P <sub>(AVG)</sub>	Average power dissipation	$R_L$ = 60 Ω, $R_S$ at 0 V, input to D a 1-MHz 50% duty cycle square wave $V_{CC}$ at 3.3 V, $T_A$ = 25°C	36.4	mW
T <sub>(SD)</sub>	Thermal shutdown junction temperature		170	°C

- (1) See TI literature number SZZA003 for an explanation of this parameter.
- (2) JESD51-3 low effective thermal conductivity test board for leaded surface mount packages.
- (3) JESD51-7 high effective thermal conductivity test board for leaded surface mount packages.

## **FUNCTION TABLES**

DRIVER <sup>(1)</sup>										
	INPUTS		OUTPUTS							
D	LBK/AB	R <sub>s</sub>	CANH CANL BUS STATE							
Х	X	> 0.75 V <sub>CC</sub>	Z	Z	Recessive					
L	L or open	< 0.22 \/	Н	L	Dominant					
H or open	X	≤ 0.33 V <sub>CC</sub>	Z	Z	Recessive					
Х	Н	≤ 0.33 V <sub>CC</sub>	Z	Z	Recessive					

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate


RECEIVER <sup>(1)</sup>									
	OUTPUT								
BUS STATE	$V_{ID} = V_{(CANH)} - V_{(CANL)}$	LBK	D	R					
Dominant	V <sub>ID</sub> ≥ 0.9 V	L or open	X	L					
Recessive	V <sub>ID</sub> ≤ 0.5 V or open	L or open	H or open	Н					
?	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	L or open	H or open	?					
X	X	Н	L	L					
X	Х	П	Н	Н					


(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate


Submit Documentation Feedback




## TYPICAL CHARACTERISTICS









0.12

0 0


0.5




# TYPICAL CHARACTERISTICS (continued)

3.5

tpHL- Receiver High-To-Low Propagation Delay - ns






# Figure 18.


VOH - High-Le vel Output Voltage - V

# **RECEIVER LOW-TO-HIGH PROPAGATION DELAY** vs FREE-AIR TEMPERATURE


1.5



# **DIFFERENTIAL OUTPUT VOLTAGE**




# **RECEIVER HIGH-TO-LOW PROPAGATION DELAY** vs FREE-AIR TEMPERATURE





# **TYPICAL CHARACTERISTICS (continued)**

# DRIVER LOW-TO-HIGH PROPAGATION DELAY



# DRIVER HIGH-TO-LOW PROPAGATION DELAY





Figure 23.

# DRIVER OUTPUT CURRENT





#### APPLICATION INFORMATION

## **DIAGNOSTIC LOOPBACK (SN65HVD233)**

The loopback function of the SN65HVD233 is enabled with a high-level input to LBK. This forces the driver into a recessive state and redirects the data (D) input at pin 1 to the received-data output (R) at pin 4. This allows the host controller to input and read back a bit sequence to perform diagnostic routines without disturbing the CAN bus. A typical CAN bus application is displayed in Figure 25.

If the LBK pin is not used it may be tied to ground (GND). However, it is pulled low internally (defaults to a low-level input) and may be left open if not in use.




Figure 25. Typical HVD233 Application

### ISO 11898 COMPLIANCE OF SN65HVD230 FAMILY OF 3.3-V CAN TRANSCEIVERS

#### Introduction

Many users value the low power consumption of operating their CAN transceivers from a 3.3 V supply. However, some are concerned about the interoperability with 5-V supplied transceivers on the same bus. This report analyzes this situation to address those concerns.

## **Differential Signal**

CAN is a differential bus where complementary signals are sent over two wires and the voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage difference and outputs the bus state with a single-ended output signal.

Submit Documentation Feedback




Figure 26. Typical SN65HVD230 Differential Output Voltage Waveform

The CAN driver creates the difference voltage between CANH and CANL in the dominant state. The dominant differential output of the SN65HVD230 is greater than 1.5 V and less than 3 V across a 60-ohm load. The minimum required by ISO 11898 is 1.5 V and maximum is 3 V. These are the same limiting values for 5-V supplied CAN transceivers. The bus termination resistors drive the recessive bus state and not the CAN driver.

A CAN receiver is required to output a recessive state with less than 500 mV and a dominant state with more than 900 mV difference voltage on its bus inputs. The CAN receiver must do this with common-mode input voltages from -2 V to 7 V. The SN65HVD230 family receivers meet these same input specifications as 5-V supplied receivers.

### Common-Mode Signal

A common-mode signal is an average voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Obviously, the supply voltage of the CAN transceiver has nothing to do with noise. The SN65HVD230 family driver lowers the common-mode output in a dominant bit by a couple hundred millivolts from that of most 5-V drivers. While this does not fully comply with ISO 11898, this small variation in the driver common-mode output is rejected by differential receivers and does not effect data, signal noise margins or error rates.

### Interoperability of 3.3-V CAN in 5-V CAN Systems

The 3.3-V supplied SN65HVD23x family of CAN transceivers are electrically interchangeable with 5-V CAN transceivers. The differential output is the same. The recessive common-mode output is the same. The dominant common-mode output voltage is a couple hundred millivolts lower than 5-V supplied drivers, while the receivers exhibit identical specifications as 5-V devices.

Electrical interoperability does not assure interchangeability however. Most implementers of CAN buses recognize that ISO 11898 does not sufficiently specify the electrical layer and that strict standard compliance alone does not ensure interchangeability. This comes only with thorough equipment testing.

#### **BUS CABLE**

The ISO-11898 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires a transceiver with high input impedance such as the SN65HVD233.



The standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with  $120-\Omega$  characteristic impedance ( $Z_O$ ). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections.

## **SLOPE CONTROL**

The rise and fall slope of the SN65HVD233 driver output can be adjusted by connecting a resistor from  $R_s$  (pin 8) to ground (GND), or to a low-level input voltage as shown in Figure 27.

The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k $\Omega$  to achieve a  $\approx$ 15 V/ $\mu$ s slew rate, and up to 100 k $\Omega$  to achieve a  $\approx$ 2.0 V/ $\mu$ s slew rate as displayed in Figure 28. Typical driver output waveforms with slope control are displayed in Figure 29.




Figure 27. Slope Control/Standby Connection to a DSP




Figure 28. SN65HVD233 Driver Output Signal Slope vs Slope Control Resistance Value

20




Figure 29. Typical SN65HVD233 250-kbps Output Pulse Waveforms With Slope Control

## **STANDBY**

If a high-level input ( $> 0.75 \ V_{CC}$ ) is applied to Rs (pin 8), the circuit enters a low-current, *listen only* standby mode during which the driver is switched off and the receiver remains active. The local controller can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage  $> 900 \ mV$  typical) occurs on the bus.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD233MDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	H233EP	Samples
V62/09611-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	H233EP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN65HVD233-EP:

● Catalog: SN65HVD233

Automotive: SN65HVD233-Q1

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Jul-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD233MDREP	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 27-Jul-2021



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD233MDREP	SOIC	D	8	2500	340.5	336.1	25.0



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated