

Technical documentation



Support & training

TLIN2029-Q1 SLLSEY6G – OCTOBER 2017 – REVISED FEBRUARY 2024

TLIN2029-Q1 Fault Protected LIN Transceiver with Dominant State Timeout

1 Features

Texas

INSTRUMENTS

- AEC-Q100 Qualified for automotive applications
 - Temperature grade 1: –40°C to 125°C T_A
 - Device HBM certification level: ±8kV
 - Device CDM certification level: ±1.5kV
- Compatible with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4.2 (See SLLA490)
- Conforms to SAE J2602 recommended practice for LIN (See SLLA490)
- Supports ISO 9141 (K-line)
- Supports 12V applications
- LIN transmit data rate up to 20kbps
- Wide operating ranges
 - 4V to 36V Supply voltage
 - ±45V LIN bus fault protection
- Sleep mode: ultra-low current consumption allows wake-up event from:
 - LIN bus
 - Local wake up through EN
- Power up and down glitch free operation
- Protection features:
 - Under voltage protection on V_{SUP}
 - TXD Dominant time out protection (DTO)
 - Thermal shutdown protection
 - Unpowered node or ground disconnection failsafe at system level.
- Available in SOIC (8) and leadless VSON (8) packages for improved automated optical inspection (AOI) capability

2 Applications

- · Body electronics and lighting
- Infotainment and cluster
- Hybrid electric vehicles and power train systems
- Passive safety
- Appliances

3 Description

The TLIN2029-Q1 is a local interconnect network (LIN) physical layer transceiver with integrated wakeup and protection features, compatible with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987– 4.2 standards. LIN is a single-wire bidirectional bus typically used for in-vehicle networks using data rates up to 20kbps. The TLIN2029-Q1 is designed to support 12V applications with wider operating voltage and additional bus-fault protection.

The LIN receiver supports data rates up to 100kbps for faster in-line programming. The TLIN2029-Q1 converts the data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or EN pin.


The integrated resistor, electrostatic discharge (ESD) and fault protection allows designers to save board space in their applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
	SOIC (D) (8)	4.9mm x 6mm
TLIN2029-Q1	VSON (DRB) (8)	3mm x 3mm

(1) For more information, see Section 11.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.




Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 ESD Ratings - IEC	
5.4 Thermal Information	4
5.5 Recommended Operating Conditions	<mark>5</mark>
5.6 Electrical Characteristics	<mark>5</mark>
5.7 Switching Characteristics	7
5.8 Timing Requirements	<mark>8</mark>
6 Parameter Measurement Information	
7 Detailed Description	19
7.1 Overview	
7.2 Functional Block Diagram	19

7.3 Feature Description	19
7.4 Device Functional Modes	
8 Application and Implementation	25
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	26
8.4 Layout	. 27
9 Device and Documentation Support	29
9.1 Documentation Support	. 29
9.2 Receiving Notification of Documentation Updates	29
9.3 Support Resources	. 29
9.4 Trademarks	29
9.5 Electrostatic Discharge Caution	30
9.6 Glossary	30
10 Revision History	30
11 Mechanical, Packaging, and Orderable	
Information	. 31



4 Pin Configuration and Functions






Table 4-1. Pin Functions

F	PIN	TYPE	DESCRIPTION
NAME	NO.		DESCRIPTION
RXD	1	DO	RXD output (open-drain) interface reporting state of LIN bus voltage
EN	2	DI	Enable input - High puts the device in normal operation mode and low puts the device in sleep mode
NC	3	-	Not connected
TXD	4	DI	TXD input interface to control state of LIN output - Internally pulled to ground
GND	5	GND	Ground
LIN	6	HV I/O	LIN bus single-wire transmitter and receiver
V _{SUP}	7	HV Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)
NC	8	-	Not connected
Thermal P	Thermal Pad -		No electrical connection. Can be connected to the PCB to improve thermal coupling (DRB package only)

5 Specifications

5.1 Absolute Maximum Ratings

parameters valid across $-40^{\circ}C \le T_{A} \le 125^{\circ}C$ (unless otherwise noted)⁽¹⁾

Symbol	Parameter	MIN	MAX	UNIT		
V _{SUP}	Supply voltage range (ISO/DIS 17987 Param 10)	-0.3	60	V		
V _{LIN}	LIN bus input voltage (ISO/DIS 17987 Param 82)	-60	60	V		
V _{LOGIC}	Logic pin voltage (RXD, TXD, EN)	-0.3	6	V		
T _A	Ambient temperature range	-40	125	°C		
TJ	Junction temperature range	-55	150	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

		ESD Ratings		VALUE	UNIT
		Human body model (HBM) TXD Q100-002 ⁽¹⁾	, RXD, EN Pins, per AEC	±4000	
V _(ESD)	Electrostatic discharge	Human body model (HBM) LIN a Q100-002 ⁽²⁾	and V_{SUP} Pin, per AEC	±8000	V
		Charged device model (CDM), per AEC Q100-011	All terminals	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) LIN bus is stressed with respect to GND.

5.3 ESD Ratings - IEC

	ESD and Surge Protection Ratings			UNIT
V _(ESD)	Electrostatic discharge	ISO 10605 per IEC 62228-3 Contact discharge	±8000	V
M	Powered ESD Performance, per	contact discharge	±8000	N/
V _(ESD)	SAEJ2962-1 ⁽¹⁾	air-gap discharge	±25000	v
		Pulse 1	-100	V
ISO 7637-2 an	d IEC 62215-3 transients according to	Pulse 2	75	V
IBEE LIN EMC	; test specifications ⁽²⁾ (LIN and V _{SUP})	Pulse 3a	-150	V
		Pulse 3b	100	V

(1) SAEJ2962-1 Testing performed at 3rd party EMC test facility, test report available upon request.

(2) ISO 7637 is a system level transient test. Different system level configurations may lead to diffrent results.

5.4 Thermal Information

		TLIN2029D	TLIN2029DRB	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DRB (VSON)	UNIT
		8-PINS	8-PINS	
R _{OJA}	Junction-to-ambient thermal resistance	115.5	48.5	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	58.7	55.5	°C/W
R _{OJB}	Junction-to-board thermal resistance	58.9	22.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.1	1.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	58.2	22.2	°C/W



5.4 Thermal Information (continued)

		TLIN2029D	TLIN2029DRB	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DRB (VSON)	UNIT
		8-PINS	8-PINS	
R _{OJC(bot)}	Junction-to-case (bottom) thermal resistance	-	4.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Recommended Operating Conditions

parameters valid across -40°C \leq T_A \leq 125°C (unless otherwise noted)

	PARAMETER - DEFINITION	MIN	NOM	MAX	UNIT
V _{SUP}	Supply voltage	4		48	V
V _{LIN}	LIN Bus input voltage	0		48	V
V _{LOGIC}	Logic Pin Voltage (RXD, TXD, EN)	0		5.25	V
TSD	Thermal shutdown temperature	165			°C
TSD _(HYS)	Thermal shutdown hysteresis		15		°C

5.6 Electrical Characteristics

parameters valid across $-40^{\circ}C \le T_A \le 125^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Sup	ply	· · · ·			I	
V _{SUP}	Operational supply voltage (ISO/DIS 17987 Param 10, 53)	Device is operational beyond the LIN defined nominal supply voltage range.See Figure 6-1 and Figure 6-2	4		48	V
V _{SUP}	Nominal supply voltage (ISO/DIS 17987 Param 10, 53)	Normal and Standby Modes: ramp V _{SUP} while LIN signal is a 10 kHz square wave with 50 % duty cycle and 36V swing. See Figure 6-1 and Figure 6-2	4		48	V
		Sleep Mode	4		48	V
UV _{SUP}	Under voltage V_{SUP} threshold	Min is falling edge and Max is rising edge	2.9		3.85	V
UV _{HYS}	Delta hysteresis voltage for V _{SUP} under voltage threshold			0.2		V
	SUP Supply current	Normal Mode: EN = high, bus dominant: total bus load where $R_{LIN} > 500 \Omega$ and $C_{LIN} < 10 nF$ (See Figure 6-7)		1.2	5	mA
ISUP		$ Standby Mode: EN = low, bus dominant: total bus load where R_{LIN} > 500 \Omega and C_{LIN} < 10 nF (See Figure 6-7) $		1	2.1	mA
		Normal Mode: EN = high, bus recessive (LIN = V _{SUP})		400	700	μA
		Standby Mode: EN = low, bus recessive (LIN = V _{SUP})		20	35	μA
I _{SUP}	Supply current	Sleep Mode: $4.0 \text{ V} < \text{V}_{\text{SUP}} \le 27 \text{ V}$, LIN = VSUP, EN = 0 V, TXD and RXD floating		9	15	μA
		Sleep Mode: 27 V < V _{SUP} ≤ 48 V, LIN = VSUP, EN = 0 V, TXD and RXD floating			30	μA
TSD	Thermal shutdown		165			°C
TSD _(HYS)	Thermal shutdown hysteresis			15		°C
	UT PIN (OPEN DRAIN)	· · ·			I	
V _{OL}	Output low voltage	R _{PU} = 2.4 kΩ			0.6	V

Copyright © 2024 Texas Instruments Incorporated



5.6 Electrical Characteristics (continued)

parameters valid across -40°C ≤ T_A ≤ 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OL	Low level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5			mA
ILG	Leakage current, high-level	LIN = V _{SUP} , RXD = 5 V	-5	0	5	μA
TXD INPUT PI	N					
/ _{IL}	Low level input voltage		-0.3		0.8	V
VIH	High level input voltage		2		5.5	V
ILG	Low level input leakage current	TXD = low	-5	0	5	μA
R _{TXD}	Internal pull-down resistor value		125	350	800	kΩ
LIN PIN		1				
V _{OH}	HIGH level output voltage	LIN recessive, TXD = high, I_0 = 0 mA, V _{SUP} = 7 V to 48 V ⁽¹⁾	0.85			V _{SUP}
VOH		LIN recessive, TXD = high, I_0 = 0 mA, V _{SUP} = 4 V ≤ V _{SUP} < 7 V ⁽¹⁾	3			V
V _{OL}	LOW level output voltage	LIN dominant, TXD = low, V_{SUP} = 7 V to 48 V ⁽¹⁾			0.2	V _{SUP}
• OL		LIN dominant, TXD = low, V_{SUP} = 4 V ≤ V_{SUP} < 7 V ⁽¹⁾			1.2	V
V _{SUP_NON_OP}	VSUP where impact of recessive LIN bus < 5% (ISO/DIS 17987 Param 11, 54/56)	TXD & RXD open LIN = 4 V to 58 V	-0.3		58	V
BUS_LIM	Limiting current (ISO/DIS 17987 Param 57)	TXD = 0 V, V _{LIN} = 36 V, R _{MEAS} = 440 Ω, V _{SUP} = 36 V, V _{BUSdom} < 4.518 V See Figure 6-6	75	120	300	mA
BUS_PAS_dom	Receiver leakage current, dominant (ISO/DIS 17987 Param 13, 58)	LIN = 0 V, V _{SUP} = 24 V Driver off/ recessive Figure 6-7	-1			mA
BUS_PAS_rec1	Receiver leakage current, recessive (ISO/DIS 17987 Param 14, 59)	LIN > V_{SUP} , 4 V ≤ V_{SUP} ≤ 45 V Driver off; Figure 6-8			20	μA
BUS_PAS_rec2	Receiver leakage current, recessive (ISO/DIS 17987 Param 14, 59)	LIN = V _{SUP} , Driver off; Figure 6-8	-5		5	μA
BUS_NO_GND	Leakage current, loss of ground (ISO/DIS 17987 Param 15, 60)	GND = V _{SUP} , V _{SUP} = 27 V, LIN = 0 V; Figure 6-9	-1		1	mA
BUS_NO_GND	Leakage current, loss of ground (ISO/DIS 17987 Param 15, 60)		-1.5		1.5	mA
BUS_NO_BAT	Leakage current, loss of supply (ISO/DIS 17987 Param 16, 61)	LIN = 48 V, V _{SUP} = GND; Figure 6-10			5	μA
V _{BUSdom}	Low level input voltage (ISO/DIS 17987 Param 17, 62)	LIN dominant (including LIN dominant for wake up) See Figure 6-4, Figure 6-3			0.4	V _{SUP}
V _{BUSrec}	High level input voltage (ISO/DIS 17987 Param 18, 63)	LIN recessive See Figure 6-4, Figure 6-3	0.6			V _{SUF}
V _{BUS_CNT}	Receiver center threshold (ISO/DIS 17987 Param 19, 64)	$V_{BUS_CNT} = (V_{IL} + V_{IH})/2$ See Figure 6-4, Figure 6-3	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20, 65)	V_{HYS} = (V _{IL} - V _{IH}) See Figure 6-4, Figure 6-3			0.175	V _{SUP}
SERIAL_DIODE	Serial diode LIN term pull-up path	By design and characterization	0.4	0.7	1	V
R _{PU-LIN}	Internal pull-up resistor to $V_{\mbox{SUP}}$	Normal and standby modes	20	45	60	kΩ
RSLEEP	Pull-up current source to V_{SUP}	Sleep mode, V _{SUP} = 27 V, LIN = GND	-2		-20	μA
C _{LINPIN}	Capacitance of the LIN pin	V _{SUP} = 14 V			25	pF
EN INPUT PIN						
V _{IL}	Low level input voltage		-0.3		0.8	V
V _{IH}	High level input voltage		2		5.5	V
V _{IT}	Hysteresis voltage	By design and characterization		50	500	mV

Copyright © 2024 Texas Instruments Incorporated



5.6 Electrical Characteristics (continued)

parameters valid across -40°C $\leq T_A \leq 125$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{ILG}	Low level input current	EN = low	-5	0	5	μΑ
R _{EN}	Internal pull-down resistor		125	350	800	kΩ

(1) LIN driver bus load conditions (C_{LIN}, R_{LIN}): No external load

5.7 Switching Characteristics

parameters valid across $-40^{\circ}C \le T_A \le 125^{\circ}C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽¹⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.744 \ x \ V_{SUP}, \ TH_{DOM(MAX)} \\ = 0.581 \ x \ V_{SUP}, \ V_{SUP} = 4 \ V \ to \ 7.4 \ V, \ t_{BIT} \\ = 50 \ \mu s \ (20 \ kbps), \ D1 = t_{BUS_rec(min)}/(2 \ x \\ t_{BIT}) \ (See \ Figure \ 6-11, \ Figure \ 6-12) \end{array}$	0.396			
Duty Cycle 1 ⁽²⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.625 \ x \ V_{SUP}, \ TH_{DOM(MAX)} \\ = 0.581 \ x \ V_{SUP}, \ V_{SUP} = 7.4 \ V \ to \\ 9.4 \ V, \ t_{BIT} = 50 \ \mu s \ (20 \ kbps), \ D1 = \\ t_{BUS_rec(min)} (2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$	0.368			
Duty Cycle 1 (ISO/DIS 17987 Param 27)	$\begin{array}{l} TH_{REC(MAX)} = 0.744 \ x \ V_{SUP}, \ TH_{DOM(MAX)} \\ = 0.581 \ x \ V_{SUP}, \ V_{SUP} = 9.4 \ V \ to \\ 18 \ V, \ t_{BIT} = 50 \ \mu s \ (20 \ kbps), \ D1 = \\ t_{BUS_rec(min)} (2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$	0.396			
Duty Cycle 2 (ISO/DIS 17987 Param 28)	$\begin{array}{l} TH_{REC(MIN)} = 0.422 \ x \ V_{SUP}, \ TH_{DOM(MIN)} \\ = 0.284 \ x \ V_{SUP}, \ V_{SUP} = 4 \ V \ to \ 7.4 \ V, \ t_{BIT} \\ = 50 \ \mu s \ (20 \ kbps), \ D2 = t_{BUS_rec(MAX)}/(2 \\ x \ t_{BIT}) \ (See \ Figure \ 6-11, \ Figure \ 6-12) \end{array}$			0.581	
Duty Cycle 2 ⁽²⁾	$\begin{array}{l} TH_{REC(MIN)} = 0.422 \ x \ V_{SUP}, \ TH_{DOM(MIN)} \\ = 0.284 \ x \ V_{SUP}, \ V_{SUP} = 7.4 \ V \ to \\ 9.4 \ V, \ t_{BIT} = 50 \ \mu s \ (20 \ kbps), \ D2 = \\ t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$			0.67	
Duty Cycle 2 (ISO/DIS 17987 Param 28)	$\begin{array}{l} TH_{REC(MIN)} = 0.422 \ x \ V_{SUP}, \ TH_{DOM(MIN)} \\ = 0.284 \ x \ V_{SUP}, \ V_{SUP} = 9.4 \ V \ to \\ 18 \ V, \ t_{BIT} = 50 \ \mu s \ (20 \ kbps), \ D2 = \\ t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$			0.581	
Duty Cycle 3 (ISO/DIS 17987 Param 29)	$\begin{array}{l} TH_{REC(MAX)} = 0.778 \; x \; V_{SUP}, \; TH_{DOM(MAX)} \\ = 0.616 \; x \; V_{SUP}, \; V_{SUP} = 7 \; V \; to \; 18 \; V, \; t_{BIT} \\ = 96 \; \mu s \; (10.4 \; kbps), \; D3 = t_{BUS_rec(min)} / (2 \\ x \; t_{BIT}) \; (See \; Figure \; 611, \; Figure \; 612) \end{array}$	0.417			
Duty Cycle 3	$\begin{array}{l} \text{TH}_{\text{REC}(\text{MAX})} = 0.645 \text{ x } \text{V}_{\text{SUP}}, \text{TH}_{\text{DOM}(\text{MAX})} \\ = 0.616 \text{ x } \text{V}_{\text{SUP}}, \text{V}_{\text{SUP}} = 4 \text{ V } \text{to } 7 \text{ V}, \text{t}_{\text{BIT}} = \\ 96 \mu \text{s} \text{ (10.4 kbps)}, \text{D3} = \text{t}_{\text{BUS}_\text{rec}(\text{min})} / (2 \text{ x} \text{ t}_{\text{BIT}}) \text{ (See Figure 6-11, Figure 6-12)} \end{array}$	0.417			
Duty Cycle 4 (ISO/DIS 17987 Param 30)	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \ x \ V_{SUP}, \ TH_{DOM(MIN)} \\ = 0.251 \ x \ V_{SUP}, \ V_{SUP} = 4.6 \ V \ to \ 7.4 \\ V, \ t_{BIT} = 96 \ \mu s \ (10.4 \ kbps), \ D4 = \\ t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$			0.59	
Duty Cycle 4 ⁽²⁾	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \ x \ V_{SUP}, \ TH_{DOM(MIN)} \\ = 0.251 \ x \ V_{SUP}, \ V_{SUP} = 7.4 \ V \ to \ 9.4 \\ V, \ t_{BIT} = 96 \ \mu s \ (10.4 \ kbps), \ D4 = \\ t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$			0.6	
	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽¹⁾ Duty Cycle 1 ⁽²⁾ Duty Cycle 1 (ISO/DIS 17987 Param 27)Duty Cycle 2 (ISO/DIS 17987 Param 28)Duty Cycle 2 ⁽²⁾ Duty Cycle 2 (ISO/DIS 17987 Param 28)Duty Cycle 3 (ISO/DIS 17987 Param 29)Duty Cycle 3 (ISO/DIS 17987 Param 29)Duty Cycle 3 (ISO/DIS 17987 Param 29)	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽¹⁾ TH _{REC(MAX)} = 0.744 × V _{SUP} , TH _{DOM(MAX)} = 0.581 × V _{SUP} , V _{SUP} = 4 ∨ to 7.4 ∨, t _{BT} = 50 µs (20 kbps), D1 = t _{BUS,rec(mn)} /(2 × t _{BT}) (See Figure 6-11, Figure 6-12) Duty Cycle 1 ⁽²⁾ TH _{REC(MAX)} = 0.625 × V _{SUP} , TH _{DOM(MAX)} = 0.581 × V _{SUP} , V _{SUP} = 7.4 ∨ to 9.4 ∨, t _{BT} = 50 µs (20 kbps), D1 = t _{BUS,rec(mn)} /(2 × t _{BT}) (See Figure 6-11, Figure 6-12) Duty Cycle 1 (ISO/DIS 17987 Param 27) TH _{REC(MAX)} = 0.744 × V _{SUP} , TH _{DOM(MAX)} = 0.581 × V _{SUP} , V _{SUP} = 9.4 ∨ to 18 ∨, t _{BT} = 50 µs (20 kbps), D1 = t _{BUS,rec(MAX)} (See Figure 6-11, Figure 6-12) Duty Cycle 2 (ISO/DIS 17987 Param 28) TH _{REC(MAX)} = 0.742 × V _{SUP} , TH _{DOM(MIN)} = 0.284 × V _{SUP} , V _{SUP} = 7.4 ∨ to 9.4 ∨ t _{BTT} = 50 µs (20 kbps), D1 = t _{BUS,rec(MAX)} (See Figure 6-11, Figure 6-12) Duty Cycle 2 ⁽²⁾ TH _{REC(MIN)} = 0.422 × V _{SUP} , TH _{DOM(MIN)} = 0.284 × V _{SUP} , V _{SUP} = 7.4 ∨ to 9.4 ∨ t _{BTT} = 50 µs (20 kbps), D2 = t _{BUS,rec(MAX)} (2 × t _{BTT}) (See Figure 6-11, Figure 6-12) Duty Cycle 2 (ISO/DIS 17987 Param 28) TH _{REC(MIN)} = 0.422 × V _{SUP} , TH _{DOM(MIN)} = 0.284 × V _{SUP} , V _{SUP} = 9.4 ∨ to 18 ∨ t _{BTT} = 50 µs (20 kbps), D2 = t _{BUS,rec(MAX)} (2 × t _{BTT}) (See Figure 6-11, Figure 6-12) Duty Cycle 3 (ISO/DIS 17987 Param 29) TH _{REC(MIN)} = 0.778 × V _{SUP} , TH _{DOM(MIN)} = 0.284 × V _{SUP} , V _{SUP} = 7.4 ∨ to 18 ∨ t _{BTT} (See Figure 6-11, Figure 6-12) Duty Cycle 3 (ISO/DIS 17987 Param 29) TH _{REC(MIN)} = 0.778 × V _{SUP} , TH _{DOM(MIN)} = 0.261 × V _{SUP} , V _{SUP} = 4.0 ∨ to 7.4 ∨, t _{BTT} 96 µs (10.4 kbps), D3 = t _{BUS,rec(mn)} /(2 × t _{BTT}) (See Figure 6-11, Figure 6-12) Du	Duty Cycle 1 (ISO/DIS 17987 Param TH _{EC(MAX)} = 0.744 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 4 V to 7.4 V, tagr = 50 µc (20 kbps), D1 = tags_nection)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 1 ⁽²⁾ TH _{EC(MAX)} = 0.625 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 7.4 V to 9.4 V, tagr = 50 µs (20 kbps), D1 = tags_nection)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.368 Duty Cycle 1 (ISO/DIS 17987 Param TH _{EC(MAX)} = 0.744 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 9.4 V to 18 V, tagr = 50 µs (20 kbps), D1 = tags_nection)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.368 Duty Cycle 2 (ISO/DIS 17987 Param TH _{EC(MAX)} = 0.742 x V _{SUP} , TH _{DOM(MN)} = 0.284 x V _{SUP} , V _{SUP} = 4 V to 7.4 V, tagr = 50 µs (20 kbps), D2 = tags_nec(MaX)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 2 (ISO/DIS 17987 Param TH _{EC(MAX)} = 0.422 x V _{SUP} , TH _{DOM(MN)} = 0.284 x V _{SUP} , V _{SUP} = 7.4 V to 9.4 V, tagr = 50 µs (20 kbps), D2 = tags_nec(MaX)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.417 Duty Cycle 2 (ISO/DIS 17987 Param 28) TH _{EC(MAX)} = 0.422 x V _{SUP} , TH _{DOM(MN)} = 0.264 x V _{SUP} , V _{SUP} = 7.4 V to 18 V, tagr = 50 µs (20 kbps), D2 = tags_nec(MaX)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.417 Duty Cycle 3 (ISO/DIS 17987 Param 29) TH _{EC(MAX)} = 0.44 kbps), D3 = tags_nec(mn)(2 x tagr) (See Figure 6-11, Figure 6-12) 0.417 Duty Cycle 4 (ISO/DIS 17987 Param 30) TH _{EC(MAX)} = 0.349 x V _{SUP} , TH _{DOM(MAX)} = 0.616 x V _{SUP} , V _{SUP} = 4 V to 7.4 V tagr 9 µs (10.4 kbps), D3 =	Duty Cycle 1 (ISO/DIS 17987 Param TH _{REC(MAX)} = 0.744 × V _{SUP} . TH _{DOM(MAX)} = 50 µs (20 kbps), D1 = H _{SUS} rectimal/ source (20 kbps), D1 = H _{SUS} rectimal/ p. (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 1 ⁽²⁾ TH _{REC(MAX)} = 0.625 x V _{SUP} . TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 7.4 V to 9.4 V, H _{BT} = 50 µs (20 kbps), D1 = H _{SUS} rectimal/(2 x H _{BT}) (See Figure 6-11, Figure 6-12) 0.368 Duty Cycle 1 (ISO/DIS 17987 Param 27) TH _{REC(MAX)} = 0.744 x V _{SUP} . TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 9.4 V to 18 V, H _{BT} = 50 µs (20 kbps), D1 = H _{SUS} rectimal/(2 x H _{BT}) (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 2 (ISO/DIS 17987 Param 28) TH _{REC(MNN)} = 0.422 x V _{SUP} . TH _{DOM(MNN)} = 0.284 x V _{SUP} , V _{SUP} = 54 V to 2.84 x V _{SUP} , V _{SUP} = 54 V to 9.4 V, H _{BT} = 50 µs (20 kbps), D1 = H _{SUS} rectimal/(2 x H _{BT}) (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 2 (ISO/DIS 17987 Param 28) TH _{REC(MNN)} = 0.422 x V _{SUP} . TH _{DOM(MNN)} = 0.284 x V _{SUP} , V _{SUP} = 7.4 V to 9.4 V, H _{BT} = 50 µs (20 kbps), D2 = H _{SUS} rectimal/(2 x H _{BT}) (See Figure 6-11, Figure 6-12) 0.417 Duty Cycle 2 (ISO/DIS 17987 Param 28) TH _{REC(MNN)} = 0.422 x V _{SUP} . TH _{DOM(MNN)} = 0.616 x V _{SUP} , V _{SUP} = 4 V to 7.4 V, H _{BT} = 96 µs (10.4 kbps), D2 = H _{SUS} rectimal/(2 x H _{BT}) (See Figure 6-11, Figure 6-12) 0.417 Duty Cycle 3 (ISO/DIS 17987 Param 20) TH _{REC(MAX)} = 0.645 x V _{SUP} . TH _{DOM(MAX)} = 0.616 x V _{SUP} , V _{SUP} = 4 V to 7.4 V, H _{BT} = 96 µs (10.4 kbps), D3 = H _{SUS} rectimal/(2 x H _{BT}) (See Figure 6-11, Figure 6-12) 0.417 Duty	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽¹⁾ THECCMAX2 = 0.744 X Vsup. THOOMMAX2 = 0.581 X Vsup. Ysup = 4 V to 7.4 V, tar = 50 µs (20 kpps). D 1 = taus_rectinny(2 x tar) (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 1 ⁽²⁾ THECCMAX2 = 0.625 X Vsup. THOOMMAX2 = 0.581 X Vsup. Ysup = 7.4 V to 9.4 V, tar) = 50 µs (20 kpps). D 1 = taus rectinny(2 x tar) (See Figure 6-11, Figure 6-12) 0.368 Duty Cycle 1 (ISO/DIS 17987 Param 27) THECCMAX2 = 0.744 X Vsup. THOOMMAX2 = 0.581 X Sup. Ysup = 9.4 V to 18 V, tar) = 50 µs (20 kbps). D 1 = taus_rectinny(2 x tar) (See Figure 6-11, Figure 6-12) 0.396 Duty Cycle 2 (ISO/DIS 17987 Param 28) THECCMAX2 = 0.744 X Vsup. THOOMMAX0 = 0.284 X Vsup. Ysup = 4 V to 7.4 V, tar = 50 µs (20 kbps). D 2 = taus rectinnx/(2 x tar) = 0.284 X vsup. Ysup = 7.4 V to 7.4 V, tar = 50 µs (20 kbps). D 2 = taus rectinnx/(2 x tar) (See Figure 6-11, Figure 6-12) 0.581 Duty Cycle 2 ⁽²⁾ THECCMAX2 = 50 µs (20 kbps). D 2 = taus_rectinax/(2 x tar) (See Figure 6-11, Figure 6-12) 0.677 Duty Cycle 2 (ISO/DIS 17987 Param 28) THECCMAX2 = 0.422 X Vsup. THOOMMAN1 = 0.284 X Vsup. Ysup = 9.4 V to 7.4 V, tar = 50 µs (20 kbps). D 2 = taus_rectinax/(2 x tar) (See Figure 6-11, Figure 6-12) 0.417 Duty Cycle 2 (ISO/DIS 17987 Param 29) THECCMAX2 = 0.422 X Sup. THOOMMAN1 = 0.428 X Sup. Sup. 9.1 Vo 18 V, tar = 60 µs (10.4 kbps). D 3 = taus_rectinn)(/2 x tar) See µs (10.4 kbps). D 3 = taus_rectinn)(/2 x tar) See µs (10.4 kbps). D 3 = taus_rectinn)(/2 x tar) See µs (10.4 kbps). D 4 = taus_rectinny(/2 x tar) See µs (10.4 kbps). D 4 = taus_rectinny(/2 x tar) See µs (10.4 kbps). D 4 =



5.7 Switching Characteristics (continued)

parameters valid across $-40^{\circ}C \le T_A \le 125^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D4 _{12V}	Duty Cycle 4 (ISO/DIS 17987 Param 30)	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \ x \ V_{SUP}, \ TH_{DOM(MIN)} \\ = 0.251 \ x \ V_{SUP}, \ V_{SUP} = 7.4 \ V \ to \ 18 \\ V, \ t_{BIT} = 96 \ \mus \ (10.4 \ kbps), \ D4 = \\ t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$			0.59	
D1 _{24V}	Duty Cycle 1 (ISO/DIS 17987 Param 72) ⁽¹⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.710 \ x \ V_{SUP}, \ TH_{DOM(MAX)} \\ = 0.544 \ x \ V_{SUP}, \ V_{SUP} = 15 \ V \ to \\ 36 \ V, \ t_{BIT} = 50 \ \mu s \ (20 \ kbps), \ D1 = \\ t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \ (See \ Figure \ 6-11, \\ Figure \ 6-12) \end{array}$	0.33			
D2 _{24V}	Duty Cycle 2 (ISO/DIS 17987 Param 73)	$\begin{array}{l} TH_{REC(MIN)} = 0.446 \; x \; V_{SUP}, \; TH_{DOM(MIN)} \\ = 0.302 \; x \; V_{SUP}, \; V_{SUP} = 15.6 \; V \; to \\ 36 \; V, \; t_{BIT} = 50 \; \mu s \; (20 \; kbps), \; D2 = \\ t_{BUS_rec(MAX)} / (2 \; x \; t_{BIT}) \; (See \; Figure \; 6-11, \\ Figure \; 6-12) \end{array}$			0.642	
D3 _{24V}	Duty Cycle 3 (ISO/DIS 17987 Param 74)	$\begin{array}{l} TH_{REC(MAX)} = 0.744 \; x \; V_{SUP}, \; TH_{DOM(MAX)} \\ = 0.581 \; x \; V_{SUP}, \; V_{SUP} = 7 \; V \; to \; 36 \; V, \; t_{BIT} \\ = 96 \; \mu s \; (10.4 \; kbps), \; D3 = t_{BUS_rec(min)} / (2 \\ x \; t_{BIT}) \; (See \; Figure \; 6{\text -}11, \; Figure \; 6{\text -}12) \end{array}$	0.386			
D3 _{24V}	Duty Cycle	$\begin{array}{l} TH_{REC(MAX)} = 0.645 \ x \ V_{SUP}, \ TH_{DOM(MAX)} \\ = 0.581 \ x \ V_{SUP}, \ V_{SUP} = 4 \ V \ to \ 7 \ V, \ t_{BIT} = \\ 96 \ \mu s \ (10.4 \ kbps), \ D3 = t_{BUS_rec(min)}/(2 \ x \\ t_{BIT}) \ (See \ Figure \ 6-11, \ Figure \ 6-12) \end{array}$	0.386			
D4 _{24V}	Duty Cycle 4 (ISO/DIS 17987 Param 75)	$\begin{array}{l} \text{TH}_{\text{REC}(\text{MIN})} = 0.422 \text{ x } \text{V}_{\text{SUP}}, \text{TH}_{\text{DOM}(\text{MIN})} \\ = 0.284 \text{ x } \text{V}_{\text{SUP}}, \text{V}_{\text{SUP}} = 4.6 \text{ V to } 36 \\ \text{V}, \text{t}_{\text{BIT}} = 96 \text$			0.591	

(1) Duty cycles: LIN driver bus load conditions (C_{LIN} , R_{LIN}): Load1 = 1 nF, 1 k Ω ; Load2 = 10 nF, 500 Ω , Load3 = 6.8 nF, 660 Ω . Duty cycles 3 and 4 are defined for 10.4-kbps operation. The TLIN2029 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification

(2) See errata TLIN1029-Q1 and TLIN2029-Q1 Duty Cycle Over V_{SUP}

5.8 Timing Requirements

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{rx_pdr} , t _{rx_pdf}	Receiver rising and falling propagation delay time (ISO/DIS 17987 Param 31, 76)	R_{RXD} = 2.4 k Ω , C_{RXD} = 20 pF (See Figure 6-13 and Figure 6-14)			6	μs
t _{rx_sym}	Symmetry of receiver propagation delay time	Rising edge with respect to falling edge, (trx_sym = $t_{rx_pdf} - t_{rx_pdr}$), $R_{RXD} = 2.4 \text{ k}\Omega$, $C_{RXD} = 20 \text{ pF}$ (See Figure 6-13 and Figure 6-14)	-2		2	μs
t _{LINBUS}	LIN wakeup time (Minimum dominant time on LIN bus for wakeup)	See Figure 6-17, Figure 7-2, and Figure 7-3	25	65	150	μs
t _{CLEAR}	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 7-3	8	25	50	μs
t _{DST}	Dominant state time out		20	45	80	ms
t _{MODE_CHANGE}	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin (See Figure 6-15 and Figure 7-4)	2		15	μs




5.8 Timing Requirements (continued)

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{NOMINT}	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid (See Figure 6-15)			35	μs
t _{PWR}	Power up time	Upon power up time it takes for valid data on RXD			1.5	ms



6 Parameter Measurement Information








Figure 6-2. RX Response: Operating Voltage Range




Figure 6-3. LIN Bus Input Signal






Figure 6-4. LIN Receiver Test with RX access Param 17, 18, 19, 20






Figure 6-5. V_{SUP NON OP} Param 11 54/56








Figure 6-7. Test Circuit for I_{BUS_PAS_dom}; TXD = Recessive State V_{BUS} = 0 V, Param 13






Figure 6-8. Test Circuit for I_{BUS_PAS_rec} Param 14




Figure 6-9. Test Circuit for I_{BUS_NO_GND} Loss of GND




Figure 6-10. Test Circuit for IBUS NO BAT Loss of Battery




Figure 6-11. Test Circuit Slope Control and Duty Cycle Param 27, 28, 29, 30, 72, 73, 74, 75



TLIN2029-Q1 SLLSEY6G – OCTOBER 2017 – REVISED FEBRUARY 2024






Figure 6-12. Definition of Bus Timing Parameters







Copyright © 2017, Texas Instruments Incorporated

Figure 6-14. Propagation Delay




Figure 6-15. Mode Transitions






Figure 6-16. Wake-up Through EN







Figure 6-17. Wake-up through LIN






7 Detailed Description

7.1 Overview

The TLIN2029-Q1 is a Local Interconnect Network (LIN) physical layer transceiver, compatible with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards, with integrated wake-up and protection features. The LIN bus is a single-wire bidirectional bus typically used for low speed in-vehicle networks using data rates from 2.4kbps to 20kbps. The TLIN2029-Q1 LIN receiver works up to 100kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN2029-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45k Ω) and a series diode. No external pull-up components are required for responder mode applications. Commander mode applications require an external pull-up resistor (1k Ω) plus a series diode per the LIN specification. The TLIN2029-Q1 provides many protection features such as immunity to ESD and high bus standoff voltage. The device also provides two methods to wake up: EN pin and from the LIN bus.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single-wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 60 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).



7.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shut-down condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder mode applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a commander mode node application.


7.3.1.2 LIN Receiver Characteristics

The receiver's characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the TLIN2029-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

7.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder mode applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for com mode applications as per the LIN specification.






Figure 7-1. Commander Node Configuration with Voltage Levels

7.3.2 TXD (Transmit Input and Output)

TXD is the interface to the MCU's LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground). When TXD is high the LIN output is recessive (near $V_{Battery}$). See Figure 7-1. The TXD input structure is compatible with microcontrollers with 3.3 V and 5 V I/O. TXD has an internal pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timer-out timer.

7.3.3 RXD (Receive Output)

RXD is the interface to the MCU's LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near $V_{Battery}$) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V I/O microcontrollers. If the microcontroller's RXD pin does



not have an integrated pull-up, an external pull-up resistor to the microcontroller I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake-up request from the LIN bus.

7.3.4 V_{SUP} (Supply Voltage)

 V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse-blocking diode (Figure 7-1). If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

7.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. Making sure the input and output voltages are within their appropriate thresholds. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

7.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high, the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake-up. EN has an internal pull-down resistor to make sure the device remains in low-power mode even if EN floats.

7.3.7 Protection Features

The TLIN2029-Q1 has several protection features, described as follows.

7.3.8 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure. The LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus, allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to make sure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of stated request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on.

7.3.9 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The TLIN2029-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant, preventing excessive current consumption. Figure 7-2 and Figure 7-3 show the behavior of this protection.





Figure 7-2. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wake-Up





7.3.10 Thermal Shutdown

The LIN transmitter is protected by current limiting circuitry; however, if the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the over-temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal operation mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pull-up termination remains on.

7.3.11 Under Voltage on V_{SUP}

The TLIN2029-Q1 contains a power-on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

7.3.12 Unpowered Device and LIN Bus

In automotive applications some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remain powered by the battery. The TLIN2029-Q1 has extremely low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.

Texas




7.4 Device Functional Modes

The TLIN2029-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections will describe these modes as well as how the device moves between the different modes. Figure 7-4 graphically shows the relationship while Table 7-1 shows the state of pins.

MODE	EN	RXD	LIN BUS TERMINATION	TRANSMITTER	COMMENT			
Sleep	Low	Floating	Weak current pull-up	Off				
Standby	Low	Low	45 kΩ (typical)	Off	Wake-up event detected, waiting on MCU to set EN			
Normal	High	LIN bus data	45 kΩ (typical)	On	LIN transmission up to 20 kbps			





Copyright © 2017, Texas Instruments Incorporated

Figure 7-4. Operating State Diagram

7.4.1 Normal Mode

If the EN pin is high at power up, the device powers up in normal mode. If the EN pin is low, it powers up in standby mode. The EN pin controls the mode of the device. In normal operational mode, the receiver and transmitter are active. The LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominant signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the TLIN2029-Q1 is in sleep or standby mode for > $t_{MODE CHANGE}$ plus t_{NOMINT} .

Copyright © 2024 Texas Instruments Incorporated



7.4.2 Sleep Mode

Sleep mode is the power saving mode for the TLIN2029-Q1. Sleep mode is only entered when the EN pin is low and from normal mode. Even with extremely low current consumption in this mode, the TLIN2029-Q1 can still wake up from LIN bus through a wake-up signal or if EN is set high for \geq t_{MODE_CHANGE}. The LIN bus is filtered to prevent false wake-up events. The wake-up events must be active for the respective time periods (t_{LINBUS}).

The sleep mode is entered by setting EN low for longer than t_{MODE_CHANGE} .

While the device is in sleep mode, the following conditions exist:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input and LIN wake-up receiver are active.

7.4.3 Standby Mode

This mode is entered whenever a wake-up event occurs through LIN bus while the device is in sleep mode. The LIN bus responder mode termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See *Section 8.2.2.2* for more application information.

When EN is set high for longer than t_{MODE_CHANGE} while the device is in standby mode, the device returns to normal mode. The normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

7.4.4 Wake-Up Events

There are two ways to wake up from sleep mode:

- Remote wake-up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is be held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake-up event, eliminating false wake-ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake-up through EN being set high for longer than t_{MODE CHANGE}.

7.4.4.1 Wake-Up Request (RXD)

When the TLIN2029-Q1 encounters a wake-up event from the LIN bus, RXD goes low and the device transitions to standby mode until EN is reasserted high and the device enters normal mode. Once the device enters normal mode, the RXD pin is releases the wake-up request signal and the RXD pin then reflects the receiver output from the LIN bus.

7.4.4.2 Mode Transitions

When the TLIN2029-Q1 is transitioning from normal to sleep or standby modes the device needs the time t_{MODE_CHANGE} to allow the change to fully propagate from the EN pin through the device into the new state. When transitioning from sleep or standby to normal mode the device needs t_{MODE_CHANGE} plus t_{NOMINT} .



8 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLIN2029-Q1 can be used as both a responder node device and a commander node device in a LIN network. The device comes with the ability to support both remote wake-up request and local wake-up request.

8.2 Typical Application

The device integrates a 45 k Ω pull-up resistor and series diode for responder node applications. For commander applications an external 1 k Ω pull-up resistor with series blocking diode can be used. Figure 8-1 shows the device being used in both commander mode and responder mode applications.



A. If RXD on MCU on LIN responder node has internal pull-up, no external pull-up resistor is needed.

- B. If RXD on MCU on LIN responder node does not have an internal pull-up, requires external pull-up resistor.
- C. Commander node applications require and external 1 k Ω pull-up resistor and serial diode.
- D. Decoupling capacitor values are system dependent but usually have 100 nF, 1 μ F and ≥ 10 μ F.

Figure 8-1. Typical LIN Bus



8.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN2029-Q1 to be used with 3.3- V and 5-V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up resistor to the processor I/O supply voltage is required. The select external pull-up resistor value should be between 1 k Ω to 10 k Ω , depending on supply used (See I_{OL} in electrical characteristics). The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor as close to the supply pin of the device as possible.

8.2.2 Detailed Design Procedures

8.2.2.1 Normal Mode Application Note

When using the TLIN2029-Q1 in systems which are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake-up request until $t_{MODE\ CHANGE}$. This is shown in Figure 6-15

8.2.2.2 Standby Mode Application Note


If the TLIN2029-Q1 detects an under voltage on V_{SUP} , the RXD pin transitions low and signals to the software that the TLIN2029-Q1 is in standby mode. The device must be returned to sleep mode for the lowest power state.

8.2.2.2.1 TXD Dominant State Timeout Application Note

The maximum dominant TXD time allowed by the TXD dominant state time out limits the minimum possible data rate of the device. The LIN protocol has different constraints for a commander node and responder node applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

8.2.3 Application Curves

The below figures show the propagation delay from the TXD pin to the LIN pin for both dominant to recessive and recessive to dominant stated under lightly loaded conditions.



8.3 Power Supply Recommendations

The TLIN2029-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 4V to 45V. A 100nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible. A good practice for applications with noisier supplies is to include a 1µF and 10µF decoupling capacitor.



8.4 Layout

For the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD transients have a wide frequency bandwidth from approximately 3MHz to 3GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

8.4.1 Layout Guidelines


- **Pin 1 (RXD):** The pin is an open-drain output and requires an external pull-up resistor in the range of $1k\Omega$ to $10k\Omega$ to function properly. Note that the minimum value will depend on the VIO supply used. See I_{OL} in electrical specifications. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- Pin 2 (EN): EN is an input pin that is used to place the device in a low-power sleep mode. If this feature is
 not used the pin should be pulled high to the regulated voltage supply of the microprocessor through a series
 resistor between 1kΩ and 10kΩ. Additionally, a series resistor may be placed on the pin to limit current on the
 digital lines in the case of an over voltage fault.
- Pin 3 (NC): Not Connected.
- **Pin 4 (TXD):** The TXD pin is used to transmit the input signal from the microcontroller. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 5 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- Pin 6 (LIN): This pin connects to the LIN bus. For responder mode applications, a 220pF capacitor to ground is implemented. For commander mode applications, an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin. See Figure 8-1.
- **Pin 7 (VSUP):** This is the supply pin for the device. A 100 nF decoupling capacitor should be placed as close to the device as possible.
- Pin 8 (NC): Not Connected.


Note

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.



8.4.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

TLIN1029-Q1 and TLIN2029-Q1 Duty Cycle Over $V_{\mbox{\scriptsize SUP}}$

For related documentation see the following:

- LIN Standards:
 - ISO/DIS 17987-1: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
 - ISO/DIS 17987-4: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
 - SAEJ2602-1: LIN Network for Vehicle Applications
 - LIN Specifications LIN 2.0, LIN 2.1, LIN 2.2 and LIN 2.2A
- EMC requirements:
 - SAEJ2962-1: Communication Transceivers Qualification Requirements LIN
 - ISO 10605: Road vehicles Test methods for electrical disturbances from electrostatic discharge
 - ISO 11452-4:2011: Road vehicles Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
 - ISO 7637-1:2015: Road vehicles Electrical disturbances from conduction and coupling Part 1: Definitions and general considerations
 - ISO 7637-3: Road vehicles Electrical disturbances from conduction and coupling Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
 - IEC 62132-4:2006: Integrated circuits Measurement of electromagnetic immunity 150 kHz to 1 GHz -Part 4: Direct RF power injection method
 - IEC 61000-4-2
 - IEC 61967-4
 - CISPR25
- Conformance Test requirements:
 - ISO/DIS 17987-7.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
 - SAEJ2602-2: LIN Network for Vehicle Applications Conformance Test

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.



Page

Page

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (May 2022) to Revision G (February 2024)

	Changed the Device Information table to the Package Information table	
•	Updated the I _{BUS_LIM} values in the <i>Electrical Characteristics</i> table	5

С	hanges from Revision E (May 2020) to Revision F (May 2022)	Page
•	Changed all instances of legacy terminology to commander and responder where mentioned	1

Changes from Revision C (July 2019) to Revision D (April 2020)

- Changed the 200 pF capacitor To: 220 pF in the Simplified Schematics, Commander Mode1
- Changed V_{LIN} from MIN = -58, MAX = 58 To: MIN = -60, MAX = 60 in the Absolute Maximum Ratings........4
- Changed C_{LINPIN} from MAX = 45 pF To: MAX = 25 pF and added V_{SUP} = 14 V for Test Condition in Electrical Characteristics

С	hanges from Revision B (February 2018) to Revision C (July 2019)	Page
•	Changed the SOIC package Body Size From: 4.90mm x 6.00mm To: 4.90mm x 3.91mm in the Device	
	Information	1
•	Changed the 220 pF capacitor To: 200 pF in the Simplified Schematics, Commander Mode	1
	Changed the 220 pF capacitor To: 200 pF in the Simplified Schematics, Responder Mode	
	Changed V _{I OGIC} absolute maximum rating MAX from 5.5 V to 6 V	
	Changed the title of Figure 8-2 To: Recessive to Dominant Propagation	
•	Changed the title of Figure 8-3 To: Dominant to Recessive Propagation	26
	Changed text from: "220pF capacitor" to: "200pF capacitor" for pin 6 (LIN) in the Layout Guidelines	



С	hanges from Revision A (December 2017) to Revision B (February 2018)	Page
•	Changed From: "Complaint to LIN 2.0" To: "Compliant to LIN 2.0" in the Features and Description	1
•	Changed From: "complaint to LIN 2.0" To: "compliant to LIN 2.0" in the Overview section	19

С	hanges from Revision * (October 2017) to Revision A (December 2017)	Page
•	Changed the device status from Advance Information to Production Data	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
		0.010					(6)			71.000	
TLIN2029DQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TL029	Samples
TLIN2029DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	TL029	Samples
											Bumpies
TLIN2029DRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	TL029	Samples
TLIN2029DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TL029	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN2029DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TLIN2029DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLIN2029DRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TLIN2029DRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN2029DRBRQ1	SON	DRB	8	3000	367.0	367.0	38.0
TLIN2029DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TLIN2029DRBTQ1	SON	DRB	8	250	213.0	191.0	35.0
TLIN2029DRBTQ1	SON	DRB	8	250	210.0	185.0	35.0

TEXAS INSTRUMENTS

www.ti.com

20-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLIN2029DQ1	D	SOIC	8	75	507	8	3940	4.32
TLIN2029DQ1	D	SOIC	8	75	507	8	3940	4.32
TLIN2029DQ1	D	SOIC	8	75	517	7.87	635	4.25

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008F



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DRB0008F

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008F

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DRB0008K



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




DRB0008K

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008K

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated