

LMV821-Q1 LMV822-Q1 LMV824-Q1

www.ti.com

SLOS461F-MARCH 2005-REVISED JULY 2010

LOW-VOLTAGE RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

Check for Samples: LMV821-Q1, LMV822-Q1, LMV824-Q1

FEATURES


- Qualified for Automotive Applications
- 2.5-V, 2.7-V, and 5-V Performance
- –40°C to 125°C Operation
- No Crossover Distortion
- Low Supply Current at V_{CC+} = 5 V
 - LMV821: 0.3 mA Typ
 - LMV822: 0.5 mA Typ
 - LMV824: 1 mA Typ
- Rail-to-Rail Output Swing
- Gain Bandwidth of 5.5 MHz Typ at 5 V
- Slew Rate of 1.9 V/µs Typ at 5 V


DESCRIPTION/ORDERING INFORMATION

The LMV821 single, LMV822 dual, and LMV824 quad devices are low-voltage (2.5 V to 5.5 V), low-power commodity operational amplifiers. Electrical characteristics are very similar to the LMV3xx operational amplifiers (low supply current, rail-to-rail outputs, input common-mode range that includes ground). However, the LMV82x devices offer a higher bandwidth (5.5 MHz typical) and faster slew rate (1.9 V/µs typical).

The LMV82x devices are cost-effective solutions for applications requiring low-voltage/low-power operation and space-saving considerations. The LMV821 saves space on printed circuit boards and enables the design of small portable electronic devices (cordless and cellular phones, laptops, PDAs, PCMIA). It also allows the designer to place the device closer to the signal source to reduce noise pickup and increase signal integrity.

The LMV82x devices are characterized for operation from –40°C to 125°C.






LMV822...DGK PACKAGE

LMV824...D OR PW PACKAGE (TOP VIEW)

2IN+

GND/V_{cc-}



ORDERING INFORMATION(1)

T _A		PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
	Single	SOT-23 – DBV	Reel of 3000	LMV821QDBVRQ1	RB1_
4000 to 40500	Dual	MSOP/VSSOP - DGK	Reel of 2500	LMV822QDGKRQ1	R8B
-40°C to 125°C	Quad	SOIC - D	Reel of 2500	LMV824QDRQ1	LMV824Q
	Quad	TSSOP - PW	Reel of 2000	LMV824QPWRQ1	MV824Q


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SYMBOL (EACH AMPLIFIER)



SIMPLIFIED SCHEMATIC





SLOS461F - MARCH 2005 - REVISED JULY 2010

ABSOLUTE MAXIMUM RATINGS(1)

STRUMENTS

over operating free-air temperature range (unless otherwise noted)

	peraurig nee an temperature range (amose entermee net	/	
V_{CC}	Supply voltage (2)	5.5 V	
V_{ID}	Differential input voltage (3)	±V _{CC}	
V_{I}	Input voltage range (either input)	V _{CC} - to V _{CC} +	
	Duration of output short circuit (one amplifier) to ground (4)	At or below $T_A = 25$ °C, $V_{CC} \le 5.5 \text{ V}$	Unlimited
		D package	97°C/W
0	Dealer and the arrest increased are as (5), (6)	DBV package	206°C/W
$\theta_{\sf JA}$	Package thermal impedance (5) (6)	DGK package	172°C/W
		PW package	113°C/W
T_{J}	Operating virtual-junction temperature	150°C	
T _{stg}	Storage temperature range	−65°C to 150°C	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
- (5) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{CC}	Supply voltage (single-supply operation)	2.5	5	V
T _A	Operating free-air temperature	-40	125	°C

2.5-V ELECTRICAL CHARACTERISTICS

 $V_{CC+} = 2.5 \text{ V}$, $V_{CC-} = 0 \text{ V}$, $V_{IC} = 1 \text{ V}$, $V_{O} = 1.25 \text{ V}$, and $R_{I} > 1 \text{ M}\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
\/	Input offset voltege			25°C		1	6	mV
V _{IO}	Input offset voltage			-40°C to 125°C			6	IIIV
			Liab laval	25°C	2.28	2.37		
		V_{CC+} = 2.5 V, R_L = 600 Ω to 1.25 V	High level	-40°C to 125°C	2.18			
			Low level	25°C		0.13	0.22	
V	Output awing			-40°C to 125°C			0.32	
Vo	Output swing	V 05 V B 010 V 405 V		25°C	2.38	2.46		V
			High level	-40°C to 125°C	2.28			
		$V_{CC+} = 2.5 \text{ V}, R_L = 2 \text{ k}\Omega \text{ to } 1.25 \text{ V}$	Lavulaval	25°C		0.08	0.14	
		Low level		-40°C to 125°C			0.22	



2.7-V ELECTRICAL CHARACTERISTICS

 V_{CC+} = 2.7 V, V_{CC-} = 0 V, V_{IC} = 1 V, V_{O} = 1.35 V, and R_L > 1 M Ω (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage			25°C		1	6	mV	
V IO	input onset voltage	-		-40°C to 125°C			6	IIIV	
$\alpha_{ extsf{VIO}}$	Average temperature coefficient of input offset voltage			25°C		1		μV/°C	
	Input bing ourrent			25°C		30	90	n 1	
I _{IB}	Input bias current	-		-40°C to 125°C			140	nA	
	Input offset current			25°C		0.5	30	nA	
I _{IO}	input onset current			-40°C to 125°C			50	IIA	
CMDD	Common made rejection ratio			25°C	70	85		dР	
CIVIKK	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V}$		-40°C to 125°C	68			dB	
ı le	Positive supply-voltage	$V_{CC+} = 1.7 \text{ V to 4 V, } V_{CC}$	_ = -1 V,	25°C	75	85		٩D	
+k _{SVR}	rejection ratio	$V_{O} = 0, V_{IC} = 0$		-40°C to 125°C	70			dB	
l.	Negative supply-voltage	$V_{CC+} = 1.7 \text{ V}, V_{CC-} = -1$	V to -3.3 V,	25°C	73	85		40	
-k _{SVR}	rejection ratio	11. 0.11		-40°C to 125°C	70			dB	
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB	CMRR ≥ 50 dB		-0.2 to 1.9	-0.3 to 2		V	
		$R_L = 600 \Omega \text{ to } 1.35 \text{ V},$ $V_O = 1.35 \text{ V to } 2.2 \text{ V}$	Coursing	25°C	90	100			
			Sourcing	-40°C to 125°C	85				
		$R_L = 600 \Omega \text{ to } 1.35 \text{ V},$ $V_O = 1.35 \text{ V to } 0.5 \text{ V}$	Cipleina	25°C	85	90			
			Sinking	-40°C to 125°C	80			15	
A_V	Large-signal voltage amplification	$R_L = 2 \text{ k}\Omega \text{ to } 1.35 \text{ V},$ $V_O = 1.35 \text{ V to } 2.2 \text{ V}$	Sourcing	25°C	95	100		dB	
				-40°C to 125°C	90				
		$R_1 = 2 k\Omega \text{ to } 1.35 \text{ V},$	0:-1:	25°C	90	95		1	
		$V_0 = 1.35 \text{ V to } 0.5 \text{ V}$	Sinking	-40°C to 125°C	85				
			High level	25°C	2.5	2.58			
		$V_{CC+} = 2.7 \text{ V},$		-40°C to 125°C	2.4				
		$R_L = 600 \Omega \text{ to } 1.35 \text{ V}$		25°C		0.13	0.2		
. ,				-40°C to 125°C			0.3	.,	
Vo	Output swing			25°C	2.6	2.66		V	
		$V_{CC+} = 2.7 \text{ V},$	High level	-40°C to 125°C	2.5				
		$R_L = 2 k\Omega$ to 1.35 V		25°C		0.08	0.12		
			Low level	-40°C to 125°C			0.2		
	Outrant assessed	V _O = 0 V	Sourcing	25°C	12	16			
I _O	Output current	V _O = 2.7 V	Sinking	25°C	12	26		mA	
			"	25°C		0.22	0.3		
		LMV821		-40°C to 125°C			0.5		
		111/000/1		25°C		0.45	0.6	_	
I _{CC}	Supply current	LMV822 (both amplifiers)	-40°C to 125°C			0.8	− mA	
		110001/11/				0.72	1	+	
		LMV824 (all four amplifiers)		-40°C to 125°C			1.2	†	



NSTRUMENTS

SLOS461F - MARCH 2005-REVISED JULY 2010

2.7-V ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC+} = 2.7 \text{ V}$, $V_{CC-} = 0 \text{ V}$, $V_{IC} = 1 \text{ V}$, $V_{O} = 1.35 \text{ V}$, and $R_L > 1 \text{ M}\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
SR	Slew rate ⁽¹⁾		25°C		1.7		V/µs
GBW	Gain bandwidth product	(2)	25°C		5		MHz
Фт	Phase margin	(2)	25°C		60		deg
	Gain margin	(2)	25°C		8.6		dB
	Amplifier-to-amplifier isolation	$V_{CC+} = 5 \text{ V}, R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{ V}^{(3)}$	25°C		135		dB
V _n	Equivalent input noise voltage	f = 1 kHz, V _{IC} = 1 V	25°C		45		nV/√Hz
In	Equivalent input noise current	f = 1 kHz	25°C		0.18		pA/√Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = -2, R_L = 10 \text{ k}\Omega,$ $V_O = 4.1 \text{ V}_{p-p}$	25°C		0.01		%

Connected as voltage follower with 1-V step input. Value specified is the slower of the positive and negative slew rates.

⁴⁰⁻dB closed-loop dc gain, $C_L = 22 \text{ pF}$ Each amplifier excited in turn with 1 kHz to produce $V_O = 3 V_{p-p}$



5-V ELECTRICAL CHARACTERISTICS

 V_{CC+} = 5 V, V_{CC-} = 0 V, V_{IC} = 2 V, V_{O} = 2.5 V, and R_{L} > 1 $M\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T _A	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage			25°C		1	6	mV	
- 10		-4		-40°C to 125°C			6		
α_{VIO}	Average temperature coefficient of input offset voltage			25°C		1		μV/°C	
I _{IB}	Input bias current	o current		25°C		40	100	nA	
ııB	input bias current			-40°C to 125°C			150	ША	
الم	Input offset current	-4		25°C		0.5	30	nA	
I _{IO}	input onset current			-40°C to 125°C			50		
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 4 V		25°C	72	90		dB	
OWNER	Common mode rejection ratio	VIC = 0 t0 + V		-40°C to 125°C	70			ub_	
⊥k	Positive supply-voltage	$V_{CC+} = 1.7 \text{ V to 4 V, } V_{CC}$	_{C−} = −1 V,	25°C	75	85		dB	
+k _{SVR}	rejection ratio	$V_{O} = 0, V_{IC} = 0$		-40°C to 125°C	70			ub	
k	Negative supply-voltage	$V_{CC+} = 1.7 \text{ V}, V_{CC-} = -1$	V to −3.3 V,	25°C	73	85		dB	
-k _{SVR}	rejection ratio	$V_O = 0$, $V_{IC} = 0$		-40°C to 125°C	70	-		uD	
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	-0.2 to 4.2	-0.3 to 4.3		V	
		$R_L = 600 \Omega \text{ to } 2.5 \text{ V},$	Coursing	25°C	95	105			
	Large-signal voltage amplification	$V_0 = 2.5 \text{ V to } 4.5 \text{ V}$	Sourcing	-40°C to 125°C	90			dB	
		$R_L = 600 \Omega \text{ to } 2.5 \text{ V},$	O'alia	25°C	95	105			
		$V_0^{L} = 2.5 \text{ V to } 0.5 \text{ V}$	Sinking	-40°C to 125°C	90				
A _V		$R_L = 2 k\Omega \text{ to } 2.5 \text{ V},$ $V_O = 2.5 \text{ V to } 4.5 \text{ V}$	Carraina	25°C	95	105			
			Sourcing	-40°C to 125°C	90				
		$R_L = 2 k\Omega \text{ to } 2.5 \text{ V},$ $V_O = 2.5 \text{ V to } 0.5 \text{ V}$	Sinking	25°C	95	105			
				-40°C to 125°C	90				
		$V_{CC+} = 5 \text{ V},$ $R_L = 600 \Omega \text{ to } 2.5 \text{ V}$		25°C	4.75	4.84			
			High level	-40°C to 125°C	4.6				
			Low level	25°C		0.17	0.25	†	
,	Output and a			-40°C to 125°C			0.3	.,	
/ ₀	Output swing		LP-d-l	25°C	4.85	4.9		V	
		$V_{CC+} = 5 V$,	High level	-40°C to 125°C	4.8				
		$R_L = 2 k\Omega$ to 2.5 V		25°C		0.1	0.15		
			Low level	-40°C to 125°C			0.2		
		V 0.V	0	25°C	20	45			
	Output summed	$V_O = 0 V$	Sourcing	-40°C to 125°C	15			4	
0	Output current	.,,	a	25°C	20	40		mA	
		$V_O = 5 V$	Sinking	-40°C to 125°C	15			†	
		1.843/004		25°C		0.3	0.4		
		LMV821		-40°C to 125°C			0.6	†	
		111/000/1	`	25°C		0.5	0.7		
CC	Supply current	LMV822 (both amplifiers	S)	-40°C to 125°C			0.9	mA	
			,	25°C		1	1.3		
		LMV824 (all four amplifiers)		-40°C to 125°C			1.5	Ì	



SLOS461F - MARCH 2005-REVISED JULY 2010

5-V ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC+} = 5 \text{ V}$, $V_{CC-} = 0 \text{ V}$, $V_{IC} = 2 \text{ V}$, $V_{O} = 2.5 \text{ V}$, and $R_{I} > 1 \text{ M}\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP M	X	UNIT
SR	Slew rate	$V_{CC+} = 5 V^{(1)}$	25°C	1.4	1.9		V/µs
GBW	Gain bandwidth product	(2)	25°C		5.5		MHz
Фт	Phase margin	(2)	25°C		64.2		deg
	Gain margin	(2)	25°C		8.7		dB
	Amplifier-to-amplifier isolation	$V_{CC+} = 5 \text{ V}, R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{ V}^{(3)}$	25°C		135		dB
V _n	Equivalent input noise voltage	f = 1 kHz, V _{IC} = 1 V	25°C		42		nV/√ Hz
In	Equivalent input noise current	f = 1 kHz	25°C		0.2		pA/√ Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = -2, R_L = 10 \text{ k}\Omega,$ $V_O = 4.1 V_{p-p}$	25°C		0.01		%


Connected as voltage follower with 3-V step input. Value specified is the slower of the positive and negative slew rates.


⁴⁰⁻dB closed-loop dc gain, $C_L = 22 \text{ pF}$ Each amplifier excited in turn with 1 kHz to produce $V_O = 3 V_{p-p}$




TYPICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)






SOURCING CURRENT vs OUTPUT VOLTAGE



SOURCING CURRENT vs OUTPUT VOLTAGE

Figure 2.



ISTRUMENTS

TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)

SINKING CURRENT







Figure 5.



SINKING CURRENT

Figure 6.






Copyright © 2005–2010, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)








Figure 10.

CROSSTALK REJECTION






INSTRUMENTS



TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)



GAIN AND PHASE MARGIN




Figure 14.



TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)

GAIN AND PHASE MARGIN





Figure 15.

GAIN AND PHASE MARGIN





Gain - dB

TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)

GAIN AND PHASE MARGIN





Figure 17.

GAIN AND PHASE MARGIN



Gain - dB



TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_{CC+} = 5$ -V single supply (unless otherwise noted)

GAIN AND PHASE MARGIN

FREQUENCY $(V_{CC+}=5~V,~R_L=600~\Omega,~C_L=22~pF,~100~pF,~200~pF)$ 140 80 120 70 Phase 60 100 80 50 Phase Margin - Deg 60 40 40 30 Gain 20 20 10 $V_{CC+} = 5 V$ 0 $R_L = 600 \Omega$ 22 pF 0 -20 100 pF -40 -10 200 pF -20 -60

Figure 19.

1M

10M

100k

Frequency - Hz

10k



PACKAGE OPTION ADDENDUM

26-Sep-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing	Qty	(2)	(6)	(3)		(4/5)	
LMV821QDBVRQ1	OBSOLETE	SOT-23	DBV	5	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

26-Sep-2016

OTHER QUALIFIED VERSIONS OF LMV821-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.