TPPM0110 DUAL LOW-DROPOUT LINEAR REGULATOR

SLVS365 - MARCH 2001

Dual Voltage Output, 3.3 V ±3% and 1.8 V ±2% 3.3-V Output Within 2 V of 1.8-V Output **Under All Conditions**

- 1.5-A Load Current Capability on 3.3-V Output
- 300-mA Load Current Capability on 1.8-V Output
- **Overcurrent Protection for Both** Outputs
- Thermally-Enhanced Packaging **Concept for Efficient Heat Management**
- **Thermal Shutdown to Protect Device During Excessive Power Dissipation**

DWP HSOP PACKAGE (TOP VIEW) 10 NC \square 20 ☐ GND 2 19 NC \square □ NC NC \square 3 18 □ NC 4 17 □ NC 3.3VOUT □ ис NC 5 16 5VCC 6 15 \square NC 7 14 □ NC NC 8 13 1.8VOUT □□ NC 9 12 NC \square □ NC ☐ NC NC D 10 11

description

The TPPM0110 is a power source intended for use in systems that have a single 5-V input source and require dual, linearly-regulated, low-dropout voltage sources. The outputs must track within 2 V of each other during all conditions and modes of operation. Each output is protected against overcurrent conditions. In the event that one of the outputs is shorted to ground, the other output must maintain a voltage output differential of less than 2 V compared to the output with the abnormal condition.

The 3.3-V \pm 3% regulated output is capable of driving loads of 1.5 A, and the 1.8-V \pm 2% regulated output is capable of driving loads of 300 mA under all normal operating conditions. The device is available in a PowerPADTM thermally-enhanced package for efficient heat management, and requires a copper plane to dissipate the heat.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



functional block diagram





Terminal Functions

TERMINA	TERMINAL				DECORPTION
NAME	NO.	1/0	DESCRIPTION		
NC	1–3, 5, 7, 9–12 13–17 [†] 18,9	I	No connection		
3.3VOUT	4	0	3.3-V regulated output		
5VCC	6	-1	5-V input		
1.8VOUT	8	0	1.8-V regulated output		
GND	20	I	Ground		

[†] These terminals are to be used for test purposes only, and are not connected in system applications. No signal traces should be connected to these terminals.

Table 1. Input Selection‡

INPUT CONDITION	3.3VOUT C	ONDITION	1.8VOUT CONDITION			
	V(3.3VOUT)	I(3.3VOUT)	V _{(1.8} VOUT)	I _{(1.8} VOUT)		
Power up 0 to 5 V	Within 2 V of 1.8VOUT	0 to overcurrent limit	0 to 1.8 V	0 to overcurrent limit		
5 V	3.3V ±3%	0 to 1.5 A	1.8 V ±2%	0 to 300 mA		
Power down 5 V to 0	Within 2 V of 1.8VOUT	1.5 A to 0	1.8 V to 0	300 mA to 0		
5 V	0 V	Up to 5.4 A	1.8 V	0 to 300 mA		
5 V	Less than 2 V	Don't care	0 V	Up to 1.08 A		
0 V	V Within 2 V of 1.8VOUT		1.8 V to 0	Don't care		

[‡] See Figures 2, 3, and 4.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)§

5-V input, V _(5VCC) (see Notes 1 and 2)	7 V
3.3-V output current limit, I _{L(3.3VOUT)}	5.4 A
1.8-V output current limit, I _{L(1.8VOUT)}	1.08 A
Continuous power dissipation, PD (see Note 3)	3.8 W
Electrostatic discharge susceptibility, V _(HBMESD)	2 kV
Operating ambient temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	55°C to 150°C
Lead temperature (soldering, 10 sec), T _(LEAD)	260°C

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. Absolute negative voltage values on these terminals should not be below $-0.5\ V.$
- 3. Assumed correct thermal management technique implementation and ambient temperature of 25°C.

recommended operating conditions

		MIN	TYP	MAX	UNIT
5-V input, V _(5VCC)		4.7		5.3	V
Load capacitance, CL	10 mΩ < ESR _(CL) < 1 Ω			100	μF
Output land assumed 1	3.3VOUT	0		1.5	Α
Output load current, IO	1.8VOUT	0		300	mA
Ambient temperature, TA		0		55	°C



NOTES: 1. All voltage values are with respect to GND.

electrical characteristics, $T_A = 0^{\circ}C$ to 55°C, $C_L = 100 \,\mu\text{F}$, $V_{(5VCC)} = 5 \,\text{V}$ (unless otherwise noted)

The operating ratings specified below is interpreted as conditions that do not degrade the device's parametric or functional specifications for the life of the product.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V ₍₅ VCC)	Input voltage			4.7	5	5.3	V	
I _(Q)	Quiescent supply current		IO(3.3VOUT) = 1.2 A and IO(1.8VOUT) = 300 mA		1		mA	
			With no loads on outputs		600		μΑ	
	0		3.3VOUT = 3.3 V ±3%		1.5		Α	
lo	Output load current		1.8VOUT = 1.8 V ±2%		300		mA	
V(3.3VOUT)	3.3-V output		I _O = 1 mA to 1.2 A	3.23	3.33	3.43	V	
V _{(1.8} VOUT)	1.8-V output		I _O = 1 mA to 250 mA	1.78	1.82	1.85	V	
	Regulator drop-out	3.3VOUT	I _O < 1.2 A			1	.,	
V(DO)	V(DO) voltage		I _O < 250 mA			2.5	'	
			3.3VOUT, I _L ↑, See Note 4	2.25	3	5.4	Α	
I(3.3VOUT)OC	Overcurrent protection	on	Hysteresis		500		mA	
			1.8VOUT, See Note 4	0.45	0.6	1.08	Α	
I(1.8VOUT)OC	Overcurrent protection	on	Hysteresis		200		mA	
CL	Load capacitance fo regulated outputs	r both				100	μF	
ESR(CL)	Equivalent series res	sistance				1	Ω	
V _{th}			5 V ↓, I _O (3.3V _{OUT})= 1.2 A, I _O (1.8V _{OUT}) = 250 mA	3.4		4.2	V	
-		Hysteresis		250		mV		
+	Thermal shutdown h	votoronia	Temperature ↑	150	150		°C	
T _{TSD} †	memai shuldown n	ysteresis	Hysteresis	15				

[†] Design targets only. Not tested in production.

NOTE 4: In the event of an overcurrent condition, the output should be a constant current limit such that the current never exceeds 360% of IO(TYP). Once the overcurrent condition is removed, the device returns to within the specified regulation limits.

electrical characteristics, $T_A = 0$ °C to 55°C, $C_L = 100 \mu F$, $V_{(5VCC)} = 5 V$ (unless otherwise noted)[†]

The following parametric requirements are applicable to both 3.3VOUT and 1.8VOUT when subjected to these transient tests.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(OTL)	Output transient voltage limit	Voltage that load step can affect nominal output voltage (see Note 5)	-3%		3%	
IO(STEP)	Output load step current	See Note 5	0		I _{O(TYP)}	Α
IO(SLEW)	Output load step current slew rate	See Note 5 and 6			8	A/μs
t(STEP)	Output transient time limit	See Note 5		10		μs
	Power up overshoot	Maximum voltage overshoot allowed on either output when component begins regulation. Voltage transient time limit is t _(STEP) (see Note 5)			7	%

[†] Design targets only. Not tested in production..

NOTES: 5. Both outputs must maintain voltage regulation within ±3% of nominal, for a load step from 0 to I_{O(TYP)} and from I_{O(TYP)} to 0 A with a current slew rate of 8A/ms. Load may be toggled at a rate of 20 kHz typical. The outputs must return to the specified regulation limits within the specified time of 10 µs (typical).

Both linear regulators must be capable of regulating small ESR ceramic capacitors or aluminum electrolytic capacitors (see ESR specification).



thermal characteristics

	PARAMET	MIN	TYP	MAX	UNIT	
$R_{\theta JC}$	R _{OJC} Thermal impedance, junction-to-case				8	°C/W
$R_{\theta JA}$	I					°C/W

NOTE 7: See JEDEC PCB specifications for high-K and correct implementation for 150 LFM air flow.

TYPICAL CHARACTERISTICS 5VCC Bandgap Reference 3.3VOUT 0.1 μ**F 100** μ**F Bandgap** Reference Control Startup, Interlock, Overcurrent, and Thermal Shutdown Control **Bandgap Reference 1.8VOUT** $\textbf{0.1}~\mu\textbf{F}$ **100** μF Control Startup, Interlock, Overcurrent, and Thermal Shutdown Control GND


NOTE: The 100- μ F capacitor has: ESL = 3 nH and ESR = 0.5 Ω to 1 Ω .

Testing circuit includes 100- μ F aluminum capacitors which may be replaced with 10- μ F ceramic capacitors. Both capacitors must have equivalent series inductance ESL < 3 nH and equivalent series resistance ESR < 1 Ω .

Figure 1. Test Circuit




TYPICAL CHARACTERISTICS



NOTE: The outputs track within 2 V in the power-up and power-down sequence.

Figure 2. Power-Up and Power-Down Sequence




NOTE: The outputs track within 2 V in the power-up sequence.

Figure 3. Power-Up Sequence




TYPICAL CHARACTERISTICS



NOTE: The power-up sequence is for an output with 1.5 A on 3.3VOUT.

Figure 4. Power-Up Sequence




NOTE: Load regulation on 1.8VOUT with a load step of 1 mA to 300 mA.

Figure 5. Load Regulation on 1.8VOUT




TYPICAL CHARACTERISTICS



NOTE: Load regulation on 3.3VOUT with a load step of 1 mA to 1.5 A

Figure 6. Load Regulation on 3.3VOUT



NOTE: Output settling time on 3.3VOUT due to load regulation step of 1 mA to 1.5 A

Figure 7. Settling Time Due to Load Regulation on 3.3VOUT



TYPICAL THERMAL CHARACTERISTICS

To ensure reliable operation of the device, the junction temperature of the output device must be within the safe operating area (SOA). This is achieved by providing a means to dissipate the heat generated from the junction of the output structure. There are two components that contribute to thermal resistance. They consist of two paths in series. The first is the junction-to-case thermal resistance, $R_{\theta JC}$; the second is the case-to-ambient thermal resistance, $R_{\theta JA}$, is determined by:

$$R_{\theta,IA} = R_{\theta,IC} + R_{\theta CA}$$

The ability to efficiently dissipate the heat from the junction is a function of the package style and board layout incorporated in the application. The operating junction temperature is determined by the operating ambient temperature, T_A , and the junction power dissipation, P_J .

The junction temperature, T_J, is determined by the following thermal equation:

$$T_J = T_A + P_J (R_{\theta JC}) + P_J (R_{\theta CA})$$
$$T_J = T_A + P_J (R_{\theta JA})$$

This particular application uses the 20-pin DWP power pad package with a standard lead frame with a dedicated ground terminal. Using a multilayer printed-circuit board (PCB), the power pad is mounted as recommended in the TI packaging application. The power pad is electrically connected to the ground plane of the board through a dedicated ground pin and the die mount power pad. This provides a means for heat spreading through the copper plane associated within the PCB (ground layer). The thermal resistance from junction to ambient, $R_{\theta JA}$, is dependent of several factors, the implemented method of package attachment to the heat spreading material and the air flow in the system application.



APPLICATION INFORMATION

packaging

To maximize the efficiency of this package for application on a single layer or multilayer PCB, certain guidelines must be followed.

The following information is to be used as a guideline only. For further information, refer to the PowerPAD concept implementation document.

multilayer PCB

The following are guidelines for mounting the PowerPAD IC on a multilayer PCB with a ground plane.




Figure 8. Package and Land Configuration for a Multilayer PCB




Figure 9. Multilayer Board (Side View)



APPLICATION INFORMATION

In a multilayer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors (die area, number of thermal vias, thickness of copper, etc.). Consult the PowerPAD Thermally Enhanced Package Technical Brief.

single layer PCB





Figure 10. Land Configuration for Single-Layer PCB

Layout recommendation is to utilize as much copper area for the power management section of a single-layer board as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low thermal impedance attachment method (solder paste or thermal-conductive epoxy). In both of these cases, it is advisable to use as much copper traces as possible to dissipate the heat.

IMPORTANT

If this attachment method is not implemented correctly, this product will not operate efficiently. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board.



[†] It is recommended that the capacitors on the outputs (100 μ F) have a low ESR < 1 Ω .

These stabilizing capacitors must be placed in close proximity of their corresponding output terminals for optimal performance.

Figure 11. Application Schematic





www.ti.com 19-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPPM0110DWPR	ACTIVE	SO PowerPAD	DWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TPPM0110	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPPM0110DWPR	SO PowerPAD	DWP	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2024




*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPPM0110DWPR	SO PowerPAD	DWP	20	2000	350.0	350.0	43.0	

DWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.



DWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\mathsf{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

20

11

22

13

14

279

1,91

10

10


Exposed Thermal Pad Dimensions

4206325–4/E 12/10

NOTE: A. All linear dimensions are in millimeters

DWP (R-PDSO-G20)

PowerPAD™PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated