

# Compact TFT LCD Bias IC for Monitor with VCOM Buffer, Voltage Regulator for Gamma Buffer and Reset Function

Check for Samples: TPS65148

#### **FEATURES**

- 2.5V to 6V Input Voltage Range
- Up to 18V Boost Converter With 4A Switch Current
- 630kHz/1.2MHz Selectable Switching Frequency
- Adjustable Soft-Start for the Boost Converter
- Gate Driver for External Input-to-Output Isolation Switch
- 0.5% Accuracy Voltage Regulator for Gamma Buffer
- Gate Voltage Shaping


- VCOM Buffer
- Reset Function (XAO Signal)
- LCD Discharge Function
- Overvoltage Protection
- Overcurrent Protection
- Thermal Shutdown
- 32-Pin 5\*5mm QFN Package

#### **APPLICATIONS**

- Monitor
- TV (5V Input Voltage)

# **DESCRIPTION**

The TPS65148 offers a compact power supply solution designed to supply the LCD bias voltages required by TFT (Thin Film Transistor) LCD panels running from a typical 5 V supply rail. The device integrates a high power step-up converter for  $V_S$  (Source Driver voltage), an accurate voltage rail using an integrated LDO to supply the Gamma Buffer ( $V_{REG_O}$ ) and a Vcom buffer driving the LCD backplane. In addition to that, a gate voltage shaping block is integrated. The  $V_{GH}$  signal (Gate Driver High voltage) supplied by an external positive charge pump, is modulated into  $V_{GHM}$  with high flexibility by using a logic input VFLK and an external discharge resistor connected to the RE pin. Also, an external negative charge pump can be set using the boost converter of the TPS65148 to generate  $V_{GL}$  (Gate Driver Low voltage). The integrated reset function together with the LCD discharge function available in the TPS65148 provide the signals enabling the discharge of the LCD TFT pixels when powering-off. The device includes safety features like overcurrent protection (OCP) and short-circuit protection (SCP) achieved by an external input-to-output isolation switch, as well as overvoltage protection (OVP) and thermal shutdown.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	ORDERING	PACKAGE	PACKAGE MARKING
-40°C to 85°C	TPS65148RHB	32-pin QFN	TPS65148

<sup>(1)</sup> The RHB package is available taped an reeled. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

	VALUE	UNIT
Input voltage range VIN <sup>(2)</sup>	-0.3 to 6.5	V
Voltage range on pins COMP, EN, FB, FREQ, GD, HVS, REG_FB, RHVS, SS, VDET, VDPM, VFLK, XAO (2)	-0.3 to 6.5	V
Voltage on pins OPI, OPO, REG_I, REG_O, SUP, SW <sup>(2)</sup>	-0.3 to 20	V
Voltage on pins RE, VGH, VGHM <sup>(2)</sup>	-0.3 to 36	V
ESD rating HBM	2	kV
ESD rating MM	200	V
ESD rating CDM	500	V
Continuous power dissipation	See Thermal Informa	tion Table
Storage temperature range	-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### THERMAL INFORMATION

		TPS65148	
	THERMAL METRIC <sup>(1)</sup>	RHB	UNITS
		32 PINS	
$\theta_{JA}^{(2)}$	Junction-to-ambient thermal resistance	37.1	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	38.7	
$\theta_{\sf JB}$	Junction-to-board thermal resistance	9.4	90044
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	2.6	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.5	6	V
V <sub>S</sub> , V <sub>SUP</sub> , V <sub>REG_I</sub>	Boost converter output voltage range. SUP pin and REG_I pin input supply voltage range	7	18	V
$V_{GH}$	Gate voltage shaping input voltage range	15	35	V
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
T <sub>J</sub>	Operating junction temperature	-40	125	°C

Submit Documentation Feedback

Copyright © 2009–2011, Texas Instruments Incorporated

<sup>(2)</sup>  $\theta_{JA}$  given for High-K PCB board.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 5 V,  $V_{REG\_I}$  =  $V_S$  =  $V_{SUP}$  = 13.6 V,  $V_{REG\_O}$  = 12.5 V,  $V_{OPI}$  = 5 V,  $V_{GH}$  = 23 V,  $T_A$  = -40°C to 85°C, typical values are at  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V <sub>IN</sub>	Input voltage range		2.5		6	V
I <sub>QVIN</sub>	Operating quiescent current into VIN	Device not switching, V <sub>FB</sub> = 1.240 V + 5%		0.23	0.5	mA
I <sub>QSUP</sub>	Operating quiescent current into SUP	Device not switching, V <sub>FB</sub> = 1.240 V + 5%		3	6	mA
I <sub>QVGH</sub>	Operating quiescent current into VGH	V <sub>GH</sub> = 24 V, VFLK = 'high'		30	60	μА
I <sub>QREG_I</sub>	Operating quiescent current into REG_I	REG_O = 'open', V <sub>REG_FB</sub> = 1.240 V + 5%		0.05	3	μА
I <sub>SDVIN</sub>	Shutdown current into VIN	V <sub>IN</sub> = 6 V, EN = GND		35	70	μА
I <sub>SDSUP</sub>	Shutdown current into SUP	V <sub>IN</sub> = 6 V, EN = GND, V <sub>SUP</sub> = 6 V		1	2.5	μА
I <sub>SDVGH</sub>	Shutdown current into VGH	V <sub>IN</sub> = 6 V, EN = GND, V <sub>GH</sub> = 6 V		20	40	μА
I <sub>SDREG_I</sub>	Shutdown current into REG_I	$V_{IN} = 6 \text{ V, EN} = \text{GND, } V_{REG\_I} = 6 \text{ V,}$ $V_{REG\_O} = 4.9 \text{ V}$		4	10	μΑ
V <sub>UVLO</sub>	Under-voltage lockout threshold	V <sub>IN</sub> rising Hysterisis	2.1	0.1	2.3	V
T <sub>SD</sub>	Thermal shutdown	Temperature rising		150		°C
T <sub>SDHYS</sub>	Thermal shutdown hysteresis			14		°C
	NALS EN, FREQ, VFLK, HVS					
I <sub>LEAK</sub>	Input leakage current	EN = FREQ = VFLK = HVS = 6 V			0.1	μΑ
$V_{IH}$	Logic high input voltage	V <sub>IN</sub> = 2.5 V to 6 V	2			V
$V_{IL}$	Logic low input voltage	V <sub>IN</sub> = 2.5 V to 6 V			0.4	V
BOOST CO	NVERTER (V <sub>S</sub> )					
$V_S$	Output voltage boost converter				18	V
V <sub>OVP</sub>	Overvoltage protection	V <sub>S</sub> rising	18.2	19	19.8	V
$V_{FB}$	Feedback regulation voltage		1.228	1.240	1.252	V
I <sub>FB</sub>	Feedback input bias current	V <sub>FB</sub> = 1.240V			0.1	μА
gm	Transconductiance error amplifier gain			107		μA/V
r <sub>DS(on)</sub>	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 5 \text{ V}, I_{SW} = \text{'current limit'}$ $V_{IN} = V_{GS} = 3.3 \text{ V}, I_{SW} = \text{'current limit'}$		0.12 0.14	0.18	Ω
I <sub>LEAK_SW</sub>	SW leakage current	$EN = GND, V_{SW} = 18.5 \text{ V}$			30	μА
I <sub>LIM</sub>	N-Channel MOSFET current limit	2.1 3.12, 13W 1313 1	4.0	4.8	5.6	A
I <sub>SS</sub>	Softstart current	V <sub>SS</sub> = 1.240 V		10	0.0	μА
'55	Constant Surront	FREQ = 'high'	0.9	1.2	1.5	MHz
f	Switching frequency	FREQ = 'low'	470	630	790	kHZ
	Line regulation	V <sub>IN</sub> = 2.5 V to 6 V, I <sub>OUT</sub> = 1 mA	410	0.015	730	%/V
	Load regulation	I <sub>OUT</sub> = 0 A to 1.3 A		0.22		%/A
I DO - VOI 1	TAGE REGULATOR FOR GAMMA BUFFER (	001		0.22		70/71
	LDO output voltage range	FEG_O/	7		17.6	V
V <sub>REG_O</sub>	LDO output voitage range	V <sub>REG_I</sub> = 10 V to 18V, REG_O = REG_FB, I <sub>REG_O</sub> = 1 mA, T <sub>A</sub> = -40°C to 85°C	1.228	1.240	1.252	V
$V_{REG\_FB}$	Feedback regulation voltage	V <sub>REG_I</sub> = 10 V to 18V, REG_O = REG_FB, I <sub>REG_O</sub> = 1 mA, T <sub>A</sub> = 25°C	1.234	1.240	1.246	V
I <sub>REG_FB</sub>	Feedback input bias current	V <sub>REG FB</sub> = 1.240 V			0.1	μА
I <sub>SC REG</sub>	Short circuit current limit	V <sub>REG_I</sub> = 18 V, REG_O = REG_FB = GND			90	mA
V <sub>DO</sub>	Dropout voltage	V <sub>REG I</sub> = 18 V, I <sub>REG O</sub> = 30 mA			400	mV
	Line regulation	V <sub>REG_I</sub> = 13.6 V to 18 V, I <sub>REG_O</sub> = 1 mA		0.003		%/V
	Load regulation	I <sub>REG O</sub> = 1 mA to 50 mA		0.28		%/A
GATE VOLT	FAGE SHAPING (V <sub>GHM</sub> )	NEO_0		3.20		
	Capacitor charge current VDPM pin			20		μА
DDM	Capacitor origing contont vol ivi pill	1	1	20		μı
r <sub>DS(on)M1</sub>	VGH to VGHM r <sub>DS(on)</sub> (M1 PMOS)	VFLK = 'high', I <sub>VGHM</sub> = 20 mA, V <sub>GH</sub> = 20 V		13	25	Ω

Copyright © 2009–2011, Texas Instruments Incorporated



# **ELECTRICAL CHARACTERISTICS (continued)**


 $V_{IN}$  = 5 V,  $V_{REG\_I}$  =  $V_S$  =  $V_{SUP}$  = 13.6 V,  $V_{REG\_O}$  = 12.5 V,  $V_{OPI}$  = 5 V,  $V_{GH}$  = 23 V,  $V_{A}$  = -40°C to 85°C, typical values are at  $V_{A}$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET FUN	CTION (XAO)		1			
V <sub>IN_DET</sub>	Operating voltage for V <sub>IN</sub>		1.6		6.0	V
V <sub>DET</sub>	Threshold voltage	Falling, V <sub>IN</sub> = 2.3 V	1.216	1.240	1.264	V
V <sub>DET_HYS</sub>	Threshold hysterisis			65		mV
I XAO (ON)	Sink current capability <sup>(1)</sup>	V <del>XAO</del> (ON) = 0.5 V	1			mA
V <del>XAO</del> (ON)	Low voltage level	I XAO (ON)= 1 mA			0.5	V
I <sub>LEAK_XAO</sub>	Leakage current	$V_{\overline{XAO}} = V_{IN} = 3.3V$			2	μΑ
VCOM BUFF	ER (V <sub>COM</sub> )					
V <sub>SUP</sub>	V <sub>SUP</sub> supply range <sup>(2)</sup>	$V_{SUP} = V_{S}$	7		18	V
V <sub>OFFSET</sub>	Input offset voltage	$V_{CM} = V_{OPI} = V_{SUP}/2 = 6.8 \text{ V}$	-15		15	mV
I <sub>B</sub>	Input bias current	$V_{CM} = V_{OPI} = V_{SUP}/2 = 6.8 \text{ V}$	-1		1	μΑ
V <sub>CM</sub>	Common mode input voltage range	V <sub>OFFSET</sub> = 10 mV, I <sub>OPO</sub> = 10 mA	1		V <sub>S</sub> -1.5	V
CMRR	Common mode rejection ratio	$V_{CM} = V_{OPI} = V_{SUP}/2 = 6.8 \text{ V}, 1 \text{ MHz}$		66		dB
V <sub>OL</sub>	Output voltage swing low	$I_{OPO} = 10 \text{ mA}$		0.10	0.25	V
V <sub>OH</sub>	Output voltage swing high	$I_{OPO} = 10 \text{ mA}$	V <sub>S</sub> - 1	V <sub>S</sub> - 0.65		V
		Source ( $V_{OPI} = V_{SUP}/2 = 6.8 \text{ V}, OPO = GND$ )	90	130		
I <sub>sc</sub>	Short circuit current	Sink $(V_{OPI} = V_{SUP}/2 = 6.8 \text{ V}, V_{OPO} = V_{SUP} = 13.6 \text{ V})$	110	160		mA
	Output ourrent	Source ( $V_{OPI} = V_{SUP}/2 = 6.8$ , $V_{OFFSET} = 15 \text{ mV}$ )		130		A
I <sub>o</sub>	Output current	Sink ( $V_{OPI} = V_{SUP}/2 = 6.8$ , $V_{OFFSET} = 15 \text{ mV}$ )		130		mA
PSRR	Power supply rejection ratio			40		dB
SR	Slew rate	$A_V = 1$ , $V_{OPI} = 2 V_{PP}$		60		V/μs
BW	-3db bandwidth	$A_V = 1$ , $V_{OPI} = 60 \text{ mV}_{PP}$		60		MHz
GATE DRIVE	R (GD)					
$I_{GD}$	Gate driver sink current	EN = 'high'		10		μΑ
R <sub>GD</sub>	Gate driver internal pull up resistance			5		kΩ
HIGH VOLTA	GE STRESS TEST (HVS)					
R <sub>HVS</sub>	RHVS pull down resistance	HVS = 'high', $V_{IN}$ = 2.5V to 6 V, $I_{HVS}$ = 100 $\mu A$	400	500	600	Ω
I <sub>LEAK_RHVS</sub>	RHVS leakage current	HVS = 'low', V <sub>RHVS</sub> = 5 V			0.1	μΑ

External pull-up resistor to be chosen so that the current flowing into  $\overline{XAO}$  Pin (V  $\overline{XAO}$  = 0 V) when active is below I  $\overline{XAO}$ \_MIN = 1mA. Maximum output voltage limited by the Overvoltage Protection and not the maximum power switch rating of the boost converter.



# **PIN ASSIGNMENT**



#### **TERMINAL FUNCTIONS**


	PIN		
NAME	NO.	1/0	DESCRIPTION
REG_FB	1	I	Voltage regulator feedback pin.
REG_O	2	0	Voltage regulator output pin.
REG_I	3	I	Voltage regulator input pin.
SUP	4	I	Input supply pin for the gate voltage shaping and operational amplifier blocks. Also overvoltage protection sense pin. SUP pin must be supplied by $V_S$ voltage.
OPO	5	0	VCOM Buffer output pin.
OPI	6	- 1	VCOM Buffer input pin.
OPGND	7		VCOM Buffer analog ground.
VFLK	8	- 1	Input pin for charge/discharge signal of $V_{GHM}$ . VFLK = 'low' discharges $V_{GHM}$ through RE pin.
XAO	9	0	Reset function output pin (open-drain). XAO signal is active low.
VDET	10	I	Reset function threshold pin. Connect a voltage divider to this pin to set the threshold voltage.
HVS	11	- 1	High Voltage Stress function logic input pin. Apply a high logic voltage to enable this function
FREQ	12	I	Boost converter frequency select pin. Oscillator is 630 kHz when FREQ is connected to GND and 1.2 MHz when FREQ is connected to VIN.
EN	13	I	Shutdown control input. Apply a logic high voltage to enable the device.
AGND	14, 26, exposed pad		Analog ground.
VIN	15, 16	I	Input supply pin.
GD	17	0	Gate driver pin. Connect the gate of the boost converter's external input-to-output isolation switch to this pin.
SW	18, 19		Switch pin of the boost converter.
PGND	20, 21		Power ground.
NC	22, 28		Not connected.



# **TERMINAL FUNCTIONS (continued)**

Р	IN	1/0	DECORPTION
NAME	NO.	1/0	DESCRIPTION
RHVS	23		Voltage level set pin. Connect a resistor to this pin to set V <sub>S</sub> voltage when HVS = 'high'.
FB	24	- 1	Boost converter feedback pin.
COMP	25	I/O	Boost converter compensation pin.
SS	27	I/O	Boost soft-start control pin. Connect a capacitor to this pin if a soft-start is needed. Open = no soft-start.
VDPM	29	I/O	Sets the delay to enable VGHM output. Pin for external capacitor. Floating if no delay needed.
VGH	30	- 1	Input pin for the positive charge pump voltage.
VGHM	31	0	Gate voltage shaping output pin.
RE	32		Slope adjustment pin for gate voltage shaping. Connect a resistor to this pin to set the discharging slope of V <sub>GHM</sub> when VFLK = 'low'.

# **FUNCTIONAL BLOCK DIAGRAM**







#### **TYPICAL CHARACTERISTICS**

#### **TABLE OF GRAPHS**

		FIGURE
Efficiency vs. Load Current	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 13.6 V f = 630 kHz/1.2 MHz	Figure 1
Efficiency vs. Load Current	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 18 V f = 630 kHz/1.2 MHz	Figure 2
PWM Switching Discontinuous Conduction Mode	$V_{IN} = 5 \text{ V}, V_S = 13.6 \text{ V}/2 \text{ mA}$ f = 630 kHz	Figure 3
PWM Switching Continuous Conduction Mode	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 13.6 V/ 500 mA f = 630 kHz	Figure 4
Boost Frequency vs. Load Current	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 13.6 V f= 630 kHz/1.2 MHz	Figure 5
Boost Frequency vs. Supply Voltage	V <sub>S</sub> = 13.6 V/100 mA f = 630 kHz/1.2 MHz	Figure 6
Load Transient Response Boost Converter High Frequency (1.2 MHz)	$V_{IN} = 5 \text{ V}, V_S = 13.6 \text{ V}$ $I_{OUT} = 50 \text{ mA} \sim 400 \text{ mA}, f = 1.2 \text{ MHz}$	Figure 7
Load Transient Response Boost Converter Low Frequency (630 KHz)	$V_{IN} = 5 \text{ V}, V_S = 13.6 \text{ V}$ $I_{OUT} = 50 \text{ mA} \sim 400 \text{ mA}, f = 630 \text{ kHz}$	Figure 8
Boost Converter Output Current Capability	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 9 V, 13.6 V, 15 V, 18 V f = 1.2 MHz, L = 4.7 µH	Figure 9
Soft-start Boost Converter	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 13.6 V, I <sub>OUT</sub> = 600 mA	Figure 10
Overvoltage Protection Boost Converter (OVP)	V <sub>IN</sub> = 5 V, V <sub>S</sub> = 13.6 V	Figure 11
Load Transient Response LDO	V <sub>LVIN</sub> = 5 V, V <sub>S</sub> = 13.6 V V <sub>REG_O</sub> = 12.5 V, I <sub>LVOUT</sub> = 5 mA - 30 mA	Figure 12
Gate Voltage Shaping	V <sub>GH</sub> = 23 V	Figure 13
XAO Signal and LCD Discharge Function		Figure 14
Power On Sequencing		Figure 15
Power Off Sequencing		Figure 16
Short Circuit Protection ( < 114 ms)		Figure 17
Short Circuit Protection ( > 114 ms)		Figure 18

For all the following graphics, the inductors used for the measurements are CDRH127 (L = 4.7  $\mu$ F) for f = 1.2 MHz, and CDRH127LD (L = 10  $\mu$ F) for f = 630 kHz.










Figure 3.




Figure 4.

# **BOOST CONVERTER FREQUENCY LOAD CURRENT**




Figure 5.

# **BOOST CONVERTER FREQUENCY SUPPLY VOLTAGE**




Figure 6.

# LOAD TRANSIENT RESPONSE **BOOST CONVERTER - HIGH FREQUENCY (1.2 MHz)**




Figure 7.

#### LOAD TRANSIENT RESPONSE **BOOST CONVERTER - LOW FREQUENCY (630 kHz)**





Figure 8.








Figure 10.




Figure 11.







Figure 12.

XAO SIGNAL AND LCD DISCHARGE FUNCTION











#### APPLICATION INFORMATION

#### **BOOST CONVERTER**




Figure 19. Boost converter block diagram

The boost converter is designed for output voltages up to 18 V with a switch peak current limit of 4 A minimum. The device, which operates in a current mode scheme with quasi-constant frequency, is externally compensated for maximum flexibility and stability. The switching frequency is selectable between 630 kHz and 1.2 MHz and the minimum input voltage is 2.5 V. To limit the inrush current at start-up a soft-start pin is available.

TPS65148 boost converter's novel topology using adaptive off-time provides superior load and line transient responses and operates also over a wider range of applications than conventional converters.



#### **BOOST CONVERTER DESIGN PROCEDURE**

The first step in the design procedure is to verify whether the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to estimate the converter efficiency, by taking the efficiency numbers from the provided efficiency curves or to use a worst case assumption for the expected efficiency, e.g. 85%.

1. Duty Cycle: 
$$D = \frac{V_{IN} \times \eta}{V_{S}}$$
 (1)

2. Inductor ripple current: 
$$\Delta I_L = \frac{V_{IN\_min} \times D}{f \times L}$$
 (2)

3. Maximum output current: 
$$I_{OUT\_max} = \left(I_{LIM\_min} - \frac{\Delta I_L}{2}\right) \times (1 - D)$$
 (3)

4. Peak switch current: 
$$I_{swpeak} = \frac{\Delta I_L}{2} + \frac{I_{OUT}}{1-D}$$
 (4)

 $I_{swpeak}$  = Converter switch current (must be  $< I_{LIM min} = 4 A$ )

f = Converter switching frequency (typically 1.2 MHz or 630 kHz)

L = Selected inductor value (from the Inductor Selection section)

 $\eta$  = Estimated converter efficiency (use the number from the efficiency plots or 85% as an estimation)

 $\Delta I_L$  = Inductor peak-to-peak ripple current

The peak switch current is the steady state current that the integrated switch, inductor and external Schottky diode have to be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is highest.

#### **Inductor Selection**

The main parameter for the inductor selection is the saturation current of the inductor which should be higher than the peak switch current as calculated above with additional margin to cover for heavy load transients. An alternative, more conservative, is to choose the inductor with a saturation current at least as high as the maximum switch current limit of 5.6 A. Another important parameter is the inductor DC resistance. Usually the lower the DC resistance the higher the efficiency. It is important to note that the inductor DC resistance is not the only parameter determining the efficiency. Especially for a boost converter where the inductor is the energy storage element, the type and core material of the inductor influences the efficiency as well. At high switching frequencies of 1.2 MHz inductor core losses, proximity effects and skin effects become more important. Usually an inductor with a larger form factor gives higher efficiency. The efficiency difference between different inductors can vary between 2% to 10%. For the TPS65148, inductor values between 3.3  $\mu$ H and 6.8  $\mu$ H are a good choice with a switching frequency of 1.2 MHz. At 630 kHz, inductors between 7  $\mu$ H and 13  $\mu$ H are recommended. Isat > I<sub>swpeak</sub> imperatively. Possible inductors are shown in Table 1.

**Table 1. Inductor Selection** 

<b>L</b> (μ <b>H</b> )	COMPONENT SUPPLIER	COMPONENT CODE	SIZE (LxWxH mm)	DCR TYP (mΩ)	Isat (A)
		1.2 MHz		,	
6.8	Epcos	B82464G4682M	10.4 x 10.4 x 4.9	20	4.3
4.7	Coiltronics	UP2B-4R7-R	14 x 10.4 x 6	16.5	4.2
4.7	Sumida	CDRH124NP-4R7M	12.3 x 12.3 x 4.5	18	5.7
4.7	Sumida	CDRH127NP-4R7N	12.3 × 12.3 × 8	11.7	6.8
		630 kHz			
10	Coilcraft	DS3316P-103ML	12.95 × 9.4 × 5.08	80	3.5
10	Sumida	CDRH8D43NP-100N	8.3 × 8.3 × 4.5	29	4.0
10	Sumida	CDRH127NP-100N	12.3 × 12.3 × 8	16	5.4
10	Sumida	CDRH127/LDNP-100M	12.3 × 12.3 × 8	15	6.7



#### **Rectifier Diode Selection**

To achieve high efficiency a Schottky type should be used for the rectifier diode. The reverse voltage rating should be higher than the maximum output voltage of the converter. The averaged rectified forward current I<sub>F</sub>, the Schottky diode needs to be rated for, is equal to the output current I<sub>OUT</sub>:

$$I_{\mathsf{F}} = I_{\mathsf{OUT}} \tag{5}$$

Usually a Schottky diode with 2 A maximum average rectified forward current rating is sufficient for most of the applications. Also, the Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage  $V_F$ .

$$P_D = I_F \times V_F$$

Typically the diode should be able to dissipate around 500mW depending on the load current and forward voltage.

Table 2. Rectifier Diode Selection

CURRENT RATING I <sub>F</sub>	$V_R$	V <sub>F</sub> / I <sub>F</sub>	COMPONENT SUPPLIER	COMPONENT CODE	PACKAGE TYPE
2 A	20 V	0.44 V/2 A	Vishay	SL22	SMA
2 A	20 V	0.5 V/2 A	Vishay	SS22	SMA

# **Setting the Output Voltage**

The output voltage is set by an external resistor divider. Typically, a minimum current of 50  $\mu$ A flowing through the feedback divider is enough to cover the noise fluctuation. The resistors are then calculated with 70  $\mu$ A as:

$$R2 = \frac{V_{FB}}{70 \ \mu\text{A}} \approx 18 \ \text{k}\Omega \qquad \qquad R1 = R2 \times \left(\frac{V_S}{V_{FB}} - 1\right) \qquad \qquad \bigvee_{V_{FB}} \stackrel{V_S}{\rightleftharpoons} \qquad \qquad R1$$
with  $V_{FB} = 1.240 \ \text{V}$  (6)

#### **Soft-Start (Boost Converter)**

To minimize the inrush current during start-up an external capacitor connected to the soft-start pin SS is used to slowly ramp up the internal current limit of the boost converter by charging it with a constant current of typically 10  $\mu$ A. The inductor peak current limit is directly dependent on the SS voltage and the maximum load current is available after the soft-start is completed ( $V_{SS} = 0.8 \text{ V}$ ) or  $V_{S}$  has reached its Power Good value, 90% of its nominal value. The larger the capacitor, the slower the ramp of the current limit and the longer the soft-start time. A 100-nF capacitor is usually sufficient for most of the applications. When the EN pin is pulled low, the soft-start capacitor is discharged to ground.

#### Frequency Select Pin (FREQ)

The digital frequency select pin FREQ allows to set the switching frequency of the device to 630 kHz (FREQ = 'low') or 1.2 MHz (FREQ = 'high'). A higher switching frequency improves the load transient response but reduces slightly the efficiency. The other benefit of a higher switching frequency is a lower output voltage ripple. Usually, it is recommended to use 1.2 MHz switching frequency unless light load efficiency is of major concern.

# Compensation (COMP)

The regulation loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier. The compensation capacitor will adjust the low frequency gain and the resistor value will adjust the high frequency gain. Lower output voltages require a higher gain and therefore a lower compensation capacitor value. A good start, that will work for the majority of the applications is  $R_{COMP} = 47 \text{ k}\Omega$  and  $C_{COMP} = 3.3 \text{ nF}$ .

Copyright © 2009–2011, Texas Instruments Incorporated



#### **Input Capacitor Selection**

For good input voltage filtering low ESR ceramic capacitors are recommended. TPS65148 has an analog input VIN. A 1-µF bypass is required as close as possible from VIN to GND.

Two 10- $\mu$ F (or one 22- $\mu$ F) ceramic input capacitor is sufficient for most of the applications. For better input voltage filtering this value can be increased. Refer to Table 3 and typical applications for input capacitor recommendations.

#### **Output Capacitor Selection**

For best output voltage filtering a low ESR output capacitor is recommended. Four 10-µF (or two 22-µF) ceramic output capacitors work for most of the applications. Higher capacitor values can be used to improve the load transient response. Refer to Table 3 for the selection of the output capacitor.

**Table 3. Rectifier Input and Output Capacitor Selection** 

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER	COMPONENT CODE	COMMENTS
10 μF/0805	10 V	Taiyo Yuden	LMK212BJ106KD	C <sub>IN</sub>
1 μF/0603	10 V	Taiyo Yuden	EMK107BJ105KA	VIN bypass
10 μF/1206	25 V	Taiyo Yuden	TMK316BJ106ML	$C_{OUT}$

To calculate the output voltage ripple, the following equations can be used:

$$\Delta V_{C} = \frac{V_{S} - V_{IN}}{V_{S} \times f} \times \frac{I_{OUT}}{C} \qquad \Delta V_{C\_ESR} = I_{swpeak} \times R_{C\_ESR}$$
(7)

ΔV<sub>C ESR</sub> can be neglected in many cases since ceramic capacitors provide very low ESR.

### **Undervoltage Lockout (UVLO)**

To avoid misoperation of the device at low input voltages an undervoltage lockout is included that disables the device, if the input voltage falls below 2.0 V.

#### Gate Drive Pin (GD)

The Gate Drive (GD) allows controlling an external isolation P-channel MOSFET switch. Using a 1-nF capacitor is recommend between the source and the gate of the FET to properly turn it on. GD pin is pulled low when the input voltage is above the undervoltage lockout threshold (UVLO) and when enable (EN) is 'high'. The gate drive has an internal pull up resistor to  $V_{IN}$  of typically 5 k $\Omega$ . The external P-channel MOSFET must be chosen with  $V_T < V_{IN}$  min in order to be properly turned on.

#### **Overvoltage Protection (OVP)**

The main boost converter has an integrated overvoltage protection to prevent the Power Switch from exceeding the absolute maximum switch voltage rating at pin SW in case the feedback (FB) pin is floating or shorted to GND. In such an event, the output voltage rises and is monitored with the OVP comparator over the SUP pin. As soon as the comparator trips at typically 19 V, the boost converter turns the N-Channel MOSFET off. The output voltage falls below the overvoltage threshold and the converter starts switching again. If the voltage on the FB pin is below 90% of its typical value (1.240 V) for more than 55 ms, the device is latched down. The input voltage  $V_{\text{IN}}$  needs to be cycled to restart the device. In order to detect the overvoltage, the SUP pin needs to be connected to output voltage of the boost converter  $V_{\text{S}}$ .  $\overline{\text{XAO}}$  output is independent from OVP.

# **Short Circuit Protection (SCP)**

At start-up, as soon as the UVLO is reached and the EN signal is high, the GD pin is pulled 'low'. The feedback voltage of the boost converter  $V_{FB}$  as well as the SUP pin voltage ( $V_{S}$ ) are sensed. After 2ms, if the voltage on SUP pin has not risen or the FB voltage is below 90% of its typical value (1.240 V), then the GD pin is pulled high for 55ms. After 3 tries, if the device is still in short circuit, it is latched down. The input voltage  $V_{IN}$  needs to be cycled to restart the device. The SCP is also valid during normal operation.



#### **Over Current Protection (OCP)**

If the FB voltage is below 90% of its typical value (1.240 V) for more than 55 ms, the GD pin is pulled 'high' and the device latched down. The input voltage  $V_{IN}$  needs to be cycled to restart the device.

#### HIGH VOLTAGE STRESS (HVS) FOR THE BOOST CONVERTER

The TPS65148 incorporates a High Voltage Stress test enabled by pulling the logic pin HVS 'high'. The output voltage of the boost converter  $V_S$  is then set to a higher output voltage compared to the nominal programmed output voltage. If unregulated external charge pumps are connected via the boost converter, their outputs will increase as  $V_S$  increases. This stress voltage is flexible and set by the resistor connected to RHVS pin. With HVS = 'high' the RHVS pin is pulled to GND. The external resistor connected between FB and RHVS (as shown in Figure 19) is therefore put in parallel to the low-side resistor of the boost converter's feedback divider. The output voltage for the boost converter during HVS test is calculated as:

$$V_{S\_HVS} = V_{FB} \times \frac{R1 + R2 \parallel R12}{R2 \parallel R12}$$

$$R12 = \frac{R1 \times R2}{\left(\frac{V_{S\_HVS}}{V_{FB}} - 1\right) \times R2 - R1}$$

$$V_{FB} = 1.240 \text{ V}$$

$$(8)$$

If the  $V_{GH}$  voltage needs to be set to a higher value by using the HVS test,  $V_{GH}$  must be connected to VGH pin without a regulation stage. The  $V_{GH}$  voltage will then be equal to  $V_{S\_HVS}$  times 2 or 3 (depending if a doubler or tripler mode is used for the external positive charge pump). The same circuit changes can be held on the negative charge pump as well if required.

#### **CAUTION**

Special caution must be taken in order to limit the voltage on the VGH pin to 35V (maximum recommended voltage).

#### **VOLTAGE REGULATOR FOR GAMMA BUFFER**

TPS65148 includes a voltage regulator (Low Dropout Linear Regulator, LDO) to supply the Gamma Buffer with a very stable voltage. The LDO is designed to operate typically with a 4.7  $\mu$ F ceramic output capacitor (any value between 1  $\mu$ F and 15  $\mu$ F works properly) and a ceramic bypass capacitor of minimum 1  $\mu$ F on its input REG\_I connected to ground. The output of the boost converter  $V_S$  is usually connected to the input REG\_I. The LDO has an internal softstart feature of 2 ms maximum to limit the inrush current. As for the boost converter, a minimum current of 50  $\mu$ A flowing through the feedback divider is usually enough to cover the noise fluctuation. The resistors are then calculated with 70  $\mu$ A as:

#### **VCOM BUFFER**

The VCOM Buffer power supply pin is the SUP pin connected to the boost converter  $V_S$ . To achieve good performance and minimize the output noise, a 1  $\mu$ F ceramic bypass capacitor is required directly from the SUP pin to ground. The input positive pin OPI is either supplied through a resistive divider from  $V_S$  or from an external PMIC. The buffer is not designed to drive high capacitive loads; therefore it is recommended to connect a series resistor at the output to provide stable operation when driving a high capacitive load. With a 3.3  $\Omega$  series resistor, a capacitive load of 10 nF can be driven, which is usually sufficient for typical LCD applications.

#### **EXTERNAL CHARGE PUMPS**

#### **External Positive Charge Pump**

The external positive charge pump provides with the below configuration (figure Figure 20) an output voltage  $V_{GH}$  of maximum 3 times the output voltage of the Boost converter  $V_S$ . The first stage provides roughly  $3^*V_S$  in that configuration, and the second stage is used as regulation whose output voltage is selectable. The operation of the charge pump driver can be understood best with Figure 20 which shows an extract of the positive charge pump driver circuit out of the typical application. The voltage on the collector of the bipolar transistor is slightly equal to  $3^*V_S-4^*V_F$ . The next stage regulates the output voltage  $V_{GH}$ . A Zener diode clamps the voltage at the desired output value and a bipolar transistor is used to provide better load regulation as well as to reduce the quiescent current. Finally the output voltage on  $V_{GH}$  will be equal to  $V_Z-V_{be}$ .




Figure 20. Positive Charge Pump

**Doubler Mode:** if the  $V_{GH}$  voltage can be reached using doubler mode, then the configuration is the same than the one shown in Figure 28.

#### **External Negative Charge Pump**

The external negative charge pump works also with two stages (charge pump and regulation). The charge pump provides a negative regulated output voltage. Figure 21 shows the operation details of the negative charge pump. With the first stage, the voltage on the collector of the bipolar transistor is equal to  $-V_S+V_F$ .

The next stage regulates the output voltage  $V_{GL}$ . A resistor and a Zener diode are used to clamp the voltage to the desired output value. The bipolar transistor is used to provide better load regulation as well as to reduce the quiescent current. The output voltage on  $V_{GL}$  will be equal to  $-V_Z-V_{be}$ .






Figure 21. Negative Charge Pump

## **Components Selection**

# Capacitors (Charge Pumps)

For best output voltage filtering a low ESR output capacitor is recommended. Ceramic capacitors have a low ESR value but depending on the application tantalum capacitors can be used as well.

The rated voltage of the capacitor has to be able to withstand the voltage across it. Capacitors rated at 50 V are enough for most of the applications. Typically a 470-nF capacitance is sufficient for the flying capacitors whereas bigger values like 1 µF or more can be used for the output capacitors to reduce the output voltage ripple.

CAPACITOR	COMPONENT SUPPLIER	COMMENTS		
100 nF/0603	Taiyo Yuden	HMK107BJ104KA	Flying Cap	
470 nF/0805	Taiyo Yuden	Output Cap 1		
1 μF/1210	Taiyo Yuden	HMK325BJ105KN	Output Cap 2	

# **Diodes (Charge Pumps)**

For high efficiency, one has to minimize the forward voltage drop of the diodes. Schottky diodes are recommended. The reverse voltage rating must withstand the maximum output voltage  $V_S$  of the boost converter. Usually a Schottky diode with 200 mA average forward rectified current is suitable for most of the applications.

CURRENT	- N		COMPONENT	COMPONENT	PACKAGE	
RATING I <sub>F</sub>			SUPPLIER	CODE	TYPE	
200 mA	30 V	0.5V / 30mA	International Rectifier	BAT54S	SOT23	

#### **GATE VOLTAGE SHAPING FUNCTION**




Figure 22. Gate Voltage Shaping Block Diagram

The Gate Voltage Shaping is controlled by the flicker input signal VFLK, except during start-up where it is kept at low state, whatever the VFLK signal is. The VGHM output is enabled once the VDPM voltage is higher than  $V_{ref}$  = 1.240 V. The capacitor connected to VDPM (C13 on Figure 27) pin sets the delay from the boost converter Power Good (90% of its nominal value).

$$C_{\text{VDPM}} = \frac{I_{\text{DPM}} \times t_{\text{DPM}}}{V_{\text{ref}}} = \frac{20 \,\mu\text{A} \times t_{\text{DPM}}}{1.240 \,\text{V}} \tag{10}$$

 $VFLK = 'high' \rightarrow V_{GHM} = V_{GH}$ 

VFLK = 'low' → V<sub>GHM</sub> discharges through Re resistor

The slope at which  $V_{GHM}$  discharges is set by the external resistor connected to RE, the internal MOSFET  $r_{DS(on)}$  (typically 13 $\Omega$  for M2 – see Figure 22) and by the external gate line capacitance connected to VGHM pin.




Figure 23. Gate Voltage Shaping Timing



If RE is connected with a resistor to ground (see Figure 23), when VFLK = 'low'  $V_{GHM}$  will discharge from  $V_{GH}$  down to 0V. Since 5 x  $\tau$  ( $\tau$  = R x C) are needed to fully discharge C through R, we can define the time-constant of the gate voltage shaping block as follow:

$$\tau = (Re + r_{DS(on)M2}) \times C_{VGHM}$$

Therefore, if the discharge of  $C_{VGHM}$  should finish during  $V_{FLK} = low'$ :

$$t_{discharge} = 5 \times \tau = t_{V_{FLK} = 'low'} \implies RE = \frac{t_{V_{FLK} = 'low'}}{5 \times C_{VGHM}} - r_{DS(on)M2}$$
 (11)

#### NOTE

 $C_{VGHM}$  and  $R_{VGHM}$  form the parasitic RC network of a pixel gate line of the panel. If they are not known, they can be ignored at the beginning and estimated from the discharge slope of  $V_{GHM}$  signal.




Figure 24. Discharge Path Options for VGHM

Options 2 and 3 from Figure 24 work like option 1 explained above. When M2 is turned on,  $V_{GHM}$  discharges with a slope set by Re from  $V_{GH}$  level down to  $V_{S}$  in option 2 configuration and down to the voltage set by the resistor divider in option 3 configuration. The discharging slope is set by Re resistor(s).

#### **NOTE**

When options 2 or 3 are used,  $V_{GHM}$  is not held to 0V at startup but to the voltage set on RE pin by the resistors Re and Re'.

Copyright © 2009–2011, Texas Instruments Incorporated Subi



#### **RESET FUNCTION**

The device has an integrated reset function with an open-drain output capable of sinking 1 mA. The reset function monitors the voltage applied to its sense input VDET. As soon as the voltage on VDET falls below the threshold voltage  $V_{DET\_threshold}$  of typically 1.240 V, the reset function asserts its reset signal by pulling  $\overline{XAO}$  low. Typically, a minimum current of  $50\mu A$  flowing through the feedback divider when VDET voltage trips the reference voltage of 1.240 V is required to cover the noise fluctuation. Therefore, to select R4, one has to set the input voltage limit ( $V_{IN\_LIM}$ ) at which the reset function will pull  $\overline{XAO}$  to low state.  $V_{IN\_LIM}$  must be higher than the UVLO threshold. The resistors are then calculated with 70  $\mu A$  as:

$$R5 = \frac{V_{DET}}{70 \ \mu A} \approx 18 \ k\Omega \qquad R4 = R5 \times \left(\frac{V_{IN\_LIM}}{V_{DET}} - 1\right) \qquad \bigvee_{DET} \qquad R4 \qquad R5 \qquad (12)$$
with  $V_{DET} = 1.240 \ V$ 

The reset function is operational for  $V_{IN} \ge 1.6V$ :




Figure 25. Voltage Detection and XAO Pin

The reset function is configured as a standard open-drain output and requires a pull-up resistor. The resistor R  $_{XAO}$ , which must be connected between the  $\overline{XAO}$  pin and a positive voltage  $V_X$  greater than 2V - 'high' logic level - e.g.  $V_{IN}$ , can be chosen as follows:

$$R_{\overline{XAO}\_min} > \frac{V_X}{1 \text{ mA}} \qquad \qquad \& \qquad \qquad R_{\overline{XAO}\_max} < \frac{V_X - 2 V}{2 \mu A} \tag{13}$$

#### THERMAL SHUTDOWN

A thermal shutdown is implemented to prevent damages because of excessive heat and power dissipation. Typically the thermal shutdown threshold for the junction temperature is 150 °C. When the thermal shutdown is triggered the device stops operating until the junction temperature falls below typically 136 °C. Then the device starts switching again. The XAO signal is independent of the thermal shutdown.



#### **POWER SEQUENCING**

When EN is high and the input voltage  $V_{\text{IN}}$  reaches the Under Voltage Lockout (UVLO), the device is enabled and the GD pin is pulled low. The boost converter starts switching and the VCOM buffer is enabled. As soon as  $V_{\text{S}}$  of the boost converter reaches its Power Good, the voltage regulator for the gamma buffer is enabled and the delay enabling the gate voltage shaping block starts. Once this delay has passed, the VGHM pin output is enabled.

- 1. GD
- 2. Boost converter & VCOM Buffer
- 3. Voltage regulator for Gamma Buffer
- 4. VGHM (after proper delay)




Figure 26. Sequencing TPS65148

# Power off sequencing and LCD discharge function

When the input voltage  $V_{IN}$  falls below a predefined threshold (set by  $V_{DET\_THRESHOLD}$  - see Figure 26 ),  $\overline{XAO}$  is driven low and  $V_{GHM}$  is driven to  $V_{GH}$ . (Note that when  $V_{IN}$  falls below the UVLO threshold, all IC functions are disabled except  $\overline{XAO}$  and  $V_{GHM}$ ). Since VGHM is connected to VGH, it tracks the output of the positive charge pump as it decays. This feature, together with  $\overline{XAO}$  can be used to discharge the panel by turning on all the pixel TFTs and discharging them into the gradually decaying  $V_{GHM}$  voltage.  $V_{GHM}$  is held low during power-up.

Copyright © 2009–2011, Texas Instruments Incorporated



#### **APPLICATION INFORMATION**




Figure 27. TPS65148 Typical Application






Figure 28. TPS65148 Typical Application with Positive Charge Pump in Doubler Mode Configuration



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65148RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65148	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Dec-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65148RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Dec-2023



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPS65148RHBR	VQFN	RHB	32	3000	356.0	356.0	35.0	

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated