documentation

# TPS22960 Low-Input Voltage, Dual-Load Switch With Controlled Turnon 

## 1 Features

- Integrated dual-load switch
- Input voltage range: 1.62 V to 5.5 V
- Low ON-state resistance
- $\mathrm{r}_{\mathrm{ON}}=342 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$
- $\mathrm{r}_{\mathrm{ON}}=435 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$
$-r_{\mathrm{ON}}=523 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$
$-r_{\mathrm{ON}}=737 \mathrm{~m} \Omega$ at $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$
- 500 mA maximum continuous switch current
- Low quiescent current and shutdown current
- Controlled switch output rise time:
$75 \mu$ s or $660 \mu \mathrm{~s}$
- Integrated quick output discharge transistor
- ESD performance tested per JESD 22
- 2000V human body model (A114-B, Class II)
- 1000V charged-device model (C101)
- 8-pin SOT (DCN) package: $3 \mathrm{~mm} \times 3 \mathrm{~mm}$
- 8-pin UQFN (RSE) package: $1.5 \mathrm{~mm} \times 1.5 \mathrm{~mm}$


## 2 Applications

- GPS Devices
- Cell Phones/PDAs
- MP3 Players
- Digital Cameras


## 3 Description

The TPS22960 is a small low-ron dual-channel load switch with controlled turnon. The devices contain two P-channel MOSFETs that can operate over an input voltage range of 1.62 V to 5.5 V . Each switch is independently controlled by on/off inputs (ON1 and ON2), which are capable of interfacing directly with low-voltage control signals. In TPS22960 a $85 \Omega$ onchip load resistor is added for quick discharge when the switch is turned off.

The rise time (slew-rate) of the device is internally controlled in order to avoid inrush current, and it can be slowed down if needed using the SR pin: at 3.3 V , TPS22960 features a $75 \mu$ s rise time with the SR pin tied to ground and $660 \mu$ s with the SR pin tied to high.

The TPS22960 is available in a space-saving 8pin UQFN package and in an 8-pin SOT package. It is characterized for operation over the free-air temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Package Information

| PART NUMBER | PACKAGE ${ }^{(1)}$ | PACKAGE SIZE ${ }^{(2)}$ |
| :---: | :--- | :--- |
| TPS22960 | DCN $($ SOT, 8$)$ | $2.90 \mathrm{~mm} \times 1.63 \mathrm{~mm}$ |
|  | RSE $($ UQFN, 8$)$ | $1.50 \mathrm{~mm} \times 1.50 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length $\times$ width) is a nominal value and includes pins, where applicable.


Simplified Diagram

## Table of Contents

1 Features. ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Pin Configuration and Functions ..... 3
5 Specifications ..... 4
5.1 Absolute Maximum Ratings ..... 4
5.2 ESD Ratings ..... 4
5.3 Recommended Operating Conditions. .....  .4
5.4 Thermal Information .....  .4
5.5 Electrical Characteristics .....  .5
5.6 Switching Characteristics ..... 5
5.7 Typical DC Characteristics ..... 6
5.8 Typical Switching Characteristics .....  .7
6 Parameter Measurement Information ..... 12
7 Detailed Description ..... 13
7.1 Overview. ..... 13
7.2 Functional Block Diagram. ..... 13
7.3 Feature Description ..... 14
7.4 Device Functional Modes. ..... 14
8 Application and Implementation. ..... 15
8.1 Application Information ..... 15
8.2 Typical Application ..... 15
8.3 Power Supply Recommendations ..... 16
8.4 Layout ..... 17
9 Device and Documentation Support ..... 19
9.1 Receiving Notification of Documentation Updates ..... 19
9.2 Support Resources. ..... 19
9.3 Trademarks ..... 19
9.4 Electrostatic Discharge Caution. ..... 19
9.5 Glossary. ..... 19
10 Revision History ..... 19
11 Mechanical, Packaging, and Orderable Information ..... 19

## 4 Pin Configuration and Functions




Figure 4-2. RSE Package, 8-pin UQFN (Top View)

Figure 4-1. DCN Package, 8-pin SOT (Top View)
Table 4-1. Pin Functions

| PIN |  |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | SOT | UQFN |  |  |
| $\mathrm{V}_{\text {IN } 1}$ | 1 | 1 | 1 | Switch 1 input; bypass this input with a ceramic capacitor to GND. |
| ON1 | 2 | 2 | 1 | Switch 1 control input, active high. Do not leave floating. |
| ON2 | 3 | 7 | 1 | Switch 2 control input, active high. Do not leave floating. |
| $\mathrm{V}_{\text {IN2 }}$ | 4 | 8 | 1 | Switch 2 input; bypass this input with a ceramic capacitor to GND. |
| $V_{\text {OUT2 }}$ | 5 | 5 | 0 | Switch 2 output. |
| GND | 6 | 6 | - | Ground. |
| SR | 7 | 3 | 1 | Slew rate control pin. SR = GND translates into a $75-\mu$ s rise time; $\mathrm{SR}=$ high translates into a $660-\mu \mathrm{s}$ rise time. |
| $\mathrm{V}_{\text {OUT1 }}$ | 8 | 4 | 0 | Switch 1 output. |

TPS22960

## 5 Specifications

### 5.1 Absolute Maximum Ratings

(see ${ }^{(1)}$ )

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | -0.3 | 6 |
| $\mathrm{~V}_{\text {OUT }}$ | Uutput voltage | V |  |
| $\mathrm{V}_{\text {ON }}$ | Input voltage | -0.3 | 6 |
| $\mathrm{I}_{\text {MAX }}$ | Maximum continuous switch current | $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -40 | 8 |
| $\mathrm{~T}_{\mathrm{J}}$ | Maximum junction temperature | 0.5 | A |
| $\mathrm{~T}_{\text {Stg }}$ | Storage temperature | -65 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

| V <br> (ESD) |  |  | Electrostatic discharge |
| :--- | :--- | :---: | :---: |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage |  | 1.62 | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage |  |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage: ON1, ON2, SR | $\mathrm{V}_{\text {INx }}=3.0 \mathrm{~V}$ to 5.5 V | 1.5 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{INX}}=1.62 \mathrm{~V}$ to 3.0 V | 1.4 | 5.5 |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage: ON1, ON2, SR | $\mathrm{V}_{\text {INx }}=3.0 \mathrm{~V}$ to 5.5 V |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{INX}}=1.62 \mathrm{~V}$ to 3.0 V |  | 0.4 |  |
|  | Input capacitor |  | $1{ }^{(1)}$ |  | $\mu \mathrm{F}$ |

(1) See Section 8.1.

### 5.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | DCN (SOT) | RSE (UQFN) | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 8 PINS | 8 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 254 | 124 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 122 | 67 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 181 | 31.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JT }}$ | Junction-to-top characterization parameter | 22 | 2.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 178 | 31.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

### 5.5 Electrical Characteristics

|  | PARAMETER | TEST CONDITIONS |  | $\mathrm{T}_{\text {A }}$ | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN | Quiescent current (each switch) | $\mathrm{I}_{\text {OUTX }}=0, \mathrm{~V}_{\text {INX }}=\mathrm{V}_{\mathrm{ON}}$ |  | Full |  | 0.64 | 2 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}$ | Full |  | 0.35 | 1.2 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=2.5 \mathrm{~V}$ | Full |  | 0.24 | 0.8 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=1.8 \mathrm{~V}$ | Full |  | 0.15 | 0.5 |  |
| IIN(OFF) | OFF-state supply current (each switch) | $\mathrm{V}_{\text {ON }}=\mathrm{GND}, \mathrm{V}_{\text {OUTX }}=$ Open | $\mathrm{V}_{\mathrm{INx}}=5.5 \mathrm{~V}$ | Full |  | 0.47 | 3.6 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}$ | Full |  | 0.25 | 1.8 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=2.5 \mathrm{~V}$ | Full |  | 0.18 | 1.3 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INX}}=1.8 \mathrm{~V}$ | Full |  | 0.11 | 1.2 |  |
| ron | ON-state resistance (each switch) | $\mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{INX}}=5.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 342 | 400 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  |  | 465 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INX}}=3.3 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 435 | 500 |  |
|  |  |  |  | Full |  |  | 595 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INX}}=2.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 523 | 620 |  |
|  |  |  |  | Full |  |  | 720 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INX}}=1.8 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 737 | 1100 |  |
|  |  |  |  | Full |  |  | 1300 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INX}}=1.62 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 848 | 1300 |  |
|  |  |  |  | Full |  |  | 1500 |  |
| rPD | Output pulldown resistance | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {ON }}=0, \mathrm{I}_{\text {OUT }}=30 \mathrm{~mA}$ |  | $25^{\circ} \mathrm{C}$ |  | 85 | 120 | $\Omega$ |
| Ion | ON-state input leakage current | $\mathrm{V}_{\text {ON }}=1.62 \mathrm{~V}$ to 5.5 V or GND |  | Full |  |  | 0.25 | $\mu \mathrm{A}$ |

(1) Typical values are at $T_{A}=25^{\circ} \mathrm{C}$.

### 5.6 Switching Characteristics

$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{RL}_{\mathrm{C}} \mathrm{CHIP}=85 \Omega$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ton | Turn-ON time | $\mathrm{R}_{\mathrm{L}}=33 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$ | $S R=V_{\text {IN }}$ | 635 |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{SR}=\mathrm{GND}$ | 67 |  |  |
| $\mathrm{t}_{\text {OFF }}$ | Turn-OFF time | $\mathrm{R}_{\mathrm{L}}=33 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$ | SR $=\mathrm{V}_{\text {IN }}$ | 4.5 |  | $\mu \mathrm{s}$ |
|  |  |  | SR = GND | 4.2 |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\text {OUT }}$ rise time | $\mathrm{R}_{\mathrm{L}}=33 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$ | SR $=\mathrm{V}_{\text {IN }}$ | 660 |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{SR}=\mathrm{GND}$ | 75 |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\text {OUT }}$ fall time | $\mathrm{R}_{\mathrm{L}}=33 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$ | SR $=\mathrm{V}_{\mathbb{I}}$ | 4.5 |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{SR}=\mathrm{GND}$ | 4.5 |  |  |

(1) Typical values are at the specified $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

### 5.7 Typical DC Characteristics



Figure 5-1. ON Resistance vs Input Voltage


Figure 5-3. Quiescent Current vs Temperature


Figure 5-2. ON Resistance vs Temperature


Figure 5-4. Quiescent Current vs Input Voltage


Figure 5-5. ON Threshold

### 5.8 Typical Switching Characteristics



Figure 5-6. Rise Time vs Input Voltage


Figure 5-8. Fall Time vs Input Voltage


Figure 5-10. On Time vs Input Voltage


Figure 5-7. Rise Time vs Input Voltage


Figure 5-9. Rise Time vs Temperature


Figure 5-11. Off Time vs Input Voltage

### 5.8 Typical Switching Characteristics (continued)



### 5.8 Typical Switching Characteristics (continued)



### 5.8 Typical Switching Characteristics (continued)



### 5.8 Typical Switching Characteristics (continued)



## 6 Parameter Measurement Information


${ }^{\mathrm{t}}$ ON/toff WAVEFORMS
A. $\quad t_{\text {rise }}$ and $t_{\text {fall }}$ of the control signal is 100 ns .

Figure 6-1. Test Circuit and toN $_{\text {N }} / \mathrm{t}_{\text {OfF }}$ Waveforms

## 7 Detailed Description

### 7.1 Overview

The TPS22960 is a dual-channel load switch. The two channels can be independently controlled using the ONx pins. Each channel has an $85-\Omega$ quick discharge resistance from $\mathrm{V}_{\text {OUTX }}$ to $G N D$ when disabled. A single control pin (SR) is used to set the slew rate for both channels..

### 7.2 Functional Block Diagram



### 7.3 Feature Description

This section will discuss the features of the TPS22960 which have been summarized in Table 7-1.
Table 7-1. Feature Summary

| DEVICE | $\begin{aligned} & \text { ron AT } 3.3 \mathrm{~V} \\ & \text { (TYP) } \end{aligned}$ | SLEW RATE AT 3.3 V (TYP) | QUICK OUTPUT DISCHARGE | MAX OUTPUT CURRENT | ENABLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22960 | $435 \mathrm{~m} \Omega$ | $\begin{aligned} & 75 \mu \mathrm{~s} \text { with } \mathrm{SR}=\text { low } \\ & 660 \mu \mathrm{~s} \text { with } \mathrm{SR}=\text { high } \end{aligned}$ | Yes | 500 mA | Active High |

(1) This feature discharges the output of the switch to ground through an $85-\Omega$ resistor, preventing the output from floating.

### 7.3.1 Output Slew Rate (SR) Control

The slew rate (rise time) of the device is internally controlled in order to avoid inrush current, and it can be slowed down if needed using the SR pin. At 3.3 V , TPS22960 features a $75-\mu \mathrm{s}$ rise time with the SR pin tied to ground, and a $660-\mu \mathrm{s}$ rise time with the SR pin tied high. Both channels will have the same slew rate set by the SR pin.

### 7.3.2 Quick Output Discharge (QOD)

Each channel of the TPS22960 includes an independent QOD feature. When the channel is disabled, a discharge resistor is connected between VOUTx and GND. This resistor has a typical value of $85 \Omega$ and prevents the output from floating while the switch is disabled.

### 7.4 Device Functional Modes

Table 7-2. Configurable Logic Function Table

| ONx | $\mathbf{V}_{\text {INx }}$ TO $\mathbf{V}_{\text {OUTx }}$ | $\mathbf{V}_{\text {OUTx }}$ TO GND |
| :---: | :---: | :---: |
| L | OFF | ON |
| $H$ | ON | OFF |

## 8 Application and Implementation

## Note

Information in the following applications sections is not part of the Tl component specification, and Tl does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.1.1 ON/OFF Control

The ON pin controls the state of the switch. Activating ON continuously holds the switch in the on state, as long as there is no fault. ON is active HI and has a low threshold, making it capable of interfacing with low voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with $1.2-\mathrm{V}, 1.8-\mathrm{V}, 2.5-\mathrm{V}$, or $3.3-\mathrm{V}$ GPIOs.

### 8.1.2 Input Capacitor

To limit voltage drop or voltage transients, sufficient capacitance needs to be placed on the input side of the load switch (from $\mathrm{V}_{\mathrm{IN}}$ to GND). In most cases, a $1-\mu \mathrm{F}$ ceramic capacitor, $\mathrm{C}_{\mathrm{IN}}$, placed close to the pins is usually sufficient. However, when switching heavy capacitive loads, higher values of $\mathrm{C}_{\mathrm{IN}}$ may be needed to prevent the system supply voltage from dropping.

### 8.1.3 Output Capacitor

The integral body diode in the PMOS switch will allow reverse current flow if $V_{\text {OUT }}$ exceeds $V_{I N}$. A $C_{L}$ greater than $\mathrm{C}_{\mathrm{IN}}$ can cause $\mathrm{V}_{\text {OUT }}$ to exceed $\mathrm{V}_{\mathrm{IN}}$ if the system supply is removed. In the case where the system supply could be removed and reverse current is a concern, a $C_{I N}$ greater than $C_{L}$ is recommended.

### 8.2 Typical Application



Figure 8-1. Typical Application Schematic

SLVS914E - APRIL 2009 - REVISED APRIL 2024

### 8.2.1 Design Requirements

For this design example, use input parameters in Table 8-1.
Table 8-1. Design Parameters

| PARAMETER | EXAMPLE VALUE |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | 3.3 V |
| $\mathrm{C}_{\mathrm{L}}$ | $22 \mu \mathrm{~F}$ |
| Maximum acceptable inrush current | 200 mA |

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (in this example, 3.3 V ). This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

$$
\begin{equation*}
\text { Inrush Current }=\mathrm{C} \times \mathrm{dV} / \mathrm{dt} \tag{1}
\end{equation*}
$$

Where:
C = output capacitance
dV = output voltage
$\mathrm{dt}=$ rise time
The TPS22960 offers selectable rise time control for $\mathrm{V}_{\text {OUT }}$. This feature allows the user to control the inrush current during turnon. Equation 1 can be used to find the required rise time to limit the inrush current to the design requirements

$$
\begin{equation*}
200 \mathrm{~mA}=22 \mu \mathrm{~F} \times(3.3 \mathrm{~V} \times 80 \%) / \mathrm{dt} \tag{2}
\end{equation*}
$$

$\mathrm{dt}=290 \mu \mathrm{~s}(4)$
To ensure an inrush current of less than 200 mA , SR must be set high for a rise time greater than $290 \mu \mathrm{~s}$. The following application curves show the different inrush for each SR setting in this design example.

### 8.2.3 Application Curves



Figure 8-2. Inrush Current with SR = Low


Figure 8-3. Inrush Current with SR = High

### 8.3 Power Supply Recommendations

The device is designed to operate from an input voltage range of 1.62 V to 5.5 V . The power supply should be well-regulated and placed as close to the device terminals as possible. It must be able to withstand all transient
and load current steps. In most situations, using an input capacitance of $1 \mu \mathrm{~F}$ is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input

The requirements for larger input capacitance can be mitigated by selecting the slower slew rate $+\mathrm{SR}=$ high. This will cause the load switch to turn on more slowly and limit the inrush current.

### 8.4 Layout

### 8.4.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for $\mathrm{VI}_{\mathrm{N}}, \mathrm{V}_{\mathrm{OUT}}$, and GND will help minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

### 8.4.2 Layout Example



Figure 8-4. DCN Package Layout


Figure 8-5. RSE Package Layout

## 9 Device and Documentation Support

### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

TI E2E ${ }^{\text {TM }}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.3 Trademarks

TI E2E ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 9.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.
10 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (February 2016) to Revision E (April 2024) Page

- Updated the numbering format for tables, figures, and cross-references throughout the document................ 1
- Changed maximum $\mathrm{I}_{\mathrm{IN}(\mathrm{OFF})}$ at $\mathrm{VIN}=1.8 \mathrm{~V}$ from $0.9 \mu \mathrm{~A}$ : to $1.2 \mu \mathrm{~A}$ in the Electrical Characteristics section.......... 4
Changes from Revision C (July 2015) to Revision D (February 2016) Page
- Made changes to Section 8.1 ....................................................................................................................... 1


## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22960DCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (NFRO, NFRR) | Samples |
| TPS22960RSER | ACTIVE | UQFN | RSE | 8 | 3000 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | 72 | Samples |
| TPS22960RSET | ACTIVE | UQFN | RSE | 8 | 250 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | 72 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Tl may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22960DCNR | SOT-23 | DCN | 8 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS22960RSER | UQFN | RSE | 8 | 3000 | 180.0 | 8.4 | 1.7 | 1.7 | 0.7 | 4.0 | 8.0 | Q2 |
| TPS22960RSET | UQFN | RSE | 8 | 250 | 180.0 | 8.4 | 1.6 | 1.6 | 0.66 | 4.0 | 8.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22960DCNR | SOT-23 | DCN | 8 | 3000 | 183.0 | 183.0 | 20.0 |
| TPS22960RSER | UQFN | RSE | 8 | 3000 | 183.0 | 183.0 | 20.0 |
| TPS22960RSET | UQFN | RSE | 8 | 250 | 183.0 | 183.0 | 20.0 |

DCN (R-PDSO-G8)
PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Package outline exclusive of metal burr \& dambar protrusion/intrusion.
D. Package outline inclusive of solder plating.
E. A visual index feature must be located within the Pin 1 index area.
F. Falls within JEDEC M0-178 Variation BA.
G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

DCN (R-PDSO-G8)
PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


SOLDER MASK DETAILS
NOT TO SCALE

NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICKNESS SCALE: 30X

NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

