











LM4550B

SNAS276G -MAY 2005-REVISED SEPTEMBER 2015

LM4550B AC '97 Rev 2.1 Multi-Channel Audio Codec With Stereo Headphone Amplifier, Sample Rate Conversion and TI 3D Sound

Features

- AC '97 Rev 2.1 Compliant
- High Quality Sample Rate Conversion From 4 kHz to 48 kHz in 1 Hz Increments
- Supports up to 6 DAC Channel Systems With Multiple LM4550Bs or With Other TI LM45xx Codecs
- Unique TI Chaining Function Shares a Single Controller SDATA_IN Pin Among Multiple Codecs
- Stereo Headphone Amp With Separate Gain Control
- TI's 3D Sound Stereo Enhancement Circuitry
- Advanced Power Management Support
- External Amplifier Power-Down (EAPD) Control
- PC Beep Passthrough to Line Out During Initialization or Cold Reset
- Digital 3.3-V and 5-V Supply Options
- Extended Temperature: $-40^{\circ}C \le T_A \le 85^{\circ}C$
- Key specifications
 - Analog Mixer Dynamic Range, 97 dB (Typical)
 - DAC Dynamic Range, 89 dB (Typical)
 - ADC Dynamic Range, 90 dB (Typical)
 - Headphone Amp THD+N at 50 mW, 0.02% (Typical) into 32Ω

2 Applications

- Desktop PC Audio Systems on PCI Cards, AMR Cards, or With Motherboard Chips Sets Featuring
- Portable PC Systems as on MDC Cards, or with a Chipset or Accelerator Featuring AC Link
- General Audio Frequency Systems Requiring 2, 4 or 6 DAC Channels and/or up to 8 ADC Channels
- **Automotive Telematics**

3 Description

The LM4550B device is an audio codec for PC systems which is fully PC99 compliant and performs the analog intensive functions of the AC '97 Rev 2.1 architecture. Using 18-bit Sigma-Delta ADCs and DACs, the LM4550B provides 90 dB of Dynamic Range.

The LM4550B was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo ADCs and DACs and analog mixers with access to 4 stereo and 4 mono inputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM4550B	LQFP (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Block Diagram






Table of Contents

1	Features 1		8.3 Feature Description	14
-				
2	Applications 1		8.4 Device Functional Modes	
3	Description 1		8.5 Programming	
4	Revision History2		8.6 Register Maps	28
5	Description (continued)	^	Application and Implementation	35
6	Pin Configuration and Functions 4		9.1 Application Information	35
0 7	_		9.2 Typical Application	36
1	Specifications 8		9.3 System Examples	37
	7.1 Absolute Maximum Ratings	10		
	7.2 ESD Ratings	11	Layout	
	7.4 Thermal Information		11.1 Layout Guidelines	38
	7.5 Electrical Characteristics	42	Device and Documentation Support	
	7.6 Timing Requirements		12.1 Community Resources	39
	7.7 Typical Characteristics		12.2 Trademarks	39
8	Detailed Description		12.3 Electrostatic Discharge Caution	39
•	8.1 Overview		12.4 Glossary	39
	8.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	39

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (April 2013) to Revision G

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Product Folder Links: *LM4550B*

Copyright © 2005-2015, Texas Instruments Incorporated



5 Description (continued)


Each mixer input has separate gain, attenuation and mute control and the mixers drive 1 mono and 2 stereo outputs, each with attenuation and mute control. The LM4550B provides a stereo headphone amplifier as one of its stereo outputs and also supports TI's 3D sound stereo enhancement and a comprehensive sample rate conversion capability. The sample rate for the ADCs and DACs can be programmed separately with a resolution of 1 Hz to convert any rate from 4 kHz to 48 kHz. Sample timing from the ADCs and sample request timing for the DACs are completely deterministic to ease task scheduling and application software development. These features together with an extended temperature range also make the LM4550B suitable for non-PC codec applications.

The LM4550B features the ability to connect several codecs together in a system to provide up to 6 simultaneous channels of streaming data on output frames (controller to codec) for surround sound applications. Such systems can also support up to 8 simultaneous channels of streaming data on input frames (codec to controller). Multiple codec systems can be built either using the standard AC Link configuration (that is, of one serial data signal to the controller per codec) or using a unique TI feature for chaining codecs together. This chain feature shares only a single data signal to the controller among multiple codecs.

The AC '97 architecture separates the analog and digital functions of the PC audio system allowing both for system design flexibility and increased performance.



6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DECODINE		
NAME	NO.	1/0	DESCRIPTION		
PC_BEEP	12	I	Mono Input This line level (1 Vrms nominal) mono input is mixed equally into both channels of the Stereo Mix signal at MIX2 under the control of the PC_Beep Volume control register, 0Ah. The PC_BEEP level can be muted or adjusted from 0 dB to -45 dB in 3-dB steps. The Stereo Mix signal feeds both the Line Out and Headphone Out analog outputs and is also selectable at the Record Select Mux. During Initialization or Cold Reset, (reset pin held active low), PC_BEEP is switched directly to both channels of the Line Out stereo output, bypassing all volume controls. This allows signals such as PC power-on self-test tones to be heard through the PC's audio system before the codec registers are configured.		
PHONE	13	I	Mono Input This line level (1 Vrms nominal) mono input is selectable at the Record Select Mux for conversion by either or both channels of the stereo ADC. It can also be mixed equally into both channels of the Stereo Mix signal at MIX2 under the control of the Phone Volume register, 0Ch. The PHONE level can be muted or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. The Stereo Mix signal feeds both the Line Out and Headphone Out analog stereo outputs and is also selectable at the Record Select Mux.		
AUX_L	14	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Record Select Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the Aux Volume register, 16h. The AUX_L level can be muted (along with AUX_R) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.		
AUX_R	15	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Record Select Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the Aux Volume register, 16h. The AUX_R level can be muted (along with AUX_L) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.		
VIDEO_L	16	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Record Select Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the Video Volume register, 14h. The VIDEO_L level can be muted (along with VIDEO_R) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.		



PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
VIDEO_R	17	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Record Select Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the Video Volume register, 14h. The VIDEO_R level can be muted (along with VIDEO_L) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.	
CD_L	18	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Input Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the CD Volume register, 12h. The CD_L level can be muted (al with CD_R) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is mixed into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.	
CD_GND	19	I	AC Ground Reference This input is the reference for the signals on both CD_L and CD_R. CD_GND is NOT a DC ground and must be AC-coupled to the stereo source ground common to both CD_L and CD_R. The three inputs CD_GND, CD_L and CD_R act together as a quasi-differential stereo input with CD_GND providing AC common-mode feedback to reject ground noise. This can improve the input SNR for a stereo source with a good common ground but precision resistors may be needed in any external attenuators to achieve the necessary balance between the two channels.	
CD_R	20	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Input Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the CD Volume register, 12h. The CD_R level can be muted (along with CD_L) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.	
MIC1	21	I	Mono microphone input Either MIC1 or MIC2 can be muxed to a programmable boost amplifier with selection by the MS bit (bit D8) in the General Purpose register, 20h. The boost amplifier gain (0 dB or 20 dB) is set by the 20dB bit (D6) in the Mic Volume register, 0Eh. Nominal input levels at the two gain settings are 1 Vrms and 0.1 Vrms respectively. The amplifier output is selectable (Record Select register, 1Ah) by either the right or left channels of the Record Select Mux for conversion on either or both channels of the stereo ADC. The amplifier output can also be accessed at the stereo mixer MIX1 (muting and mixing adjustments through Mic Volume register, 0Eh) where it is mixed equally into both left and right channels of Stereo Mix 3D for access to the stereo outputs Line Out and Headphone Out. Access to the Mono analog output is selected by a mux controlled by the MIX bit (D9) in General Purpose register, 20h.	
MIC2	22	I	Mono microphone input Either MIC1 or MIC2 can be muxed to a programmable boost amplifier with selection by the MS bit (bit D8) in the General Purpose register, 20h. The boost amplifier gain (0 dB or 20 dB) is set by the 20 dB bit (D6) in the Mic Volume register, 0Eh. Nominal input levels at the two gain settings are 1 Vrms and 0.1 Vrms respectively. The amplifier output is selectable (Record Select register, 1Ah) by either the right or left channels of the Record Select Mux for conversion on either or both channels of the stereo ADC. The amplifier output can also be accessed at the stereo mixer MIX1 (muting and mixing adjustments through Mic Volume register, 0Eh) where it is mixed equally into both left and right channels of Stereo Mix 3D for access to the stereo outputs Line Out and Headphone Out. Access to the Mono analog output is selected by a mux controlled by the MIX bit (D9) in General Purpose register, 20h.	
LINE_IN_L	23	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Record Select Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the Line In Volume register, 10h. The LINE_IN_L level can be muted (along with LINE_IN_R) or adjusted from 12 dB to -34.5 dB in 1.5-dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.	
LINE_IN_R	24	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Input Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the Line In Volume register, 10h. The LINE_IN_R level can be muted (along with LINE_IN_L) or adjusted from 12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Headphone Out.	



PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
LINE_OUT_L	35	0	Left Stereo Channel Output This line level output (1 Vrms nominal) is fed from the left channel of the Stereo Mix signal from MIX2 through the Master Volume register, 02h. The LINE_OUT_L amplitude can be muted (along with LINE_OUT_R) or adjusted from 0 dB to -46.5 dB in 1.5-dB steps.
LINE_OUT_R	36	0	Right Stereo Channel Output This line level output (1 Vrms nominal) is fed from the right channel of the Stereo Mix signal from MIX2 through the Master Volume register, 02h. The LINE_OUT_R amplitude can be muted (along with LINE_OUT_L) or adjusted from 0 dB to -46.5 dB in 1.5-dB steps.
MONO_OUT	37	0	Mono Output This mono line level output (1 Vrms nominal) is fed from either a microphone input (MIC1 or MIC2, after boost amplifier) or from the mono sum of the left and right Stereo Mix 3D channels from MIX1. The optional TI 3D Sound enhancement can be disabled (default) by the 3D bit (bit D13) in the General Purpose register, 20h. Choice of input is by the MIX bit (D9) in the same register. MIX=0 selects a microphone input. Output level can be muted or adjusted from 0 dB to -46.5 dB in 1.5-dB steps through the Mono Volume register, 06h.
HP_OUT_L	39	0	Left Stereo Channel Output This line level output (1 Vrms nominal) is fed from the left channel of the Stereo Mix signal from MIX2 through the Headphone Volume register, 04h. The HP_OUT_L amplitude can be muted (along with HP_OUT_R) or adjusted from 0 dB to -46.5 dB in 1.5-dB steps
HP_OUT_C	40	I	AC Ground Reference In normal use, this input is the AC ground reference for HP_OUT_L and HP_OUT_R. It must be capacitively coupled to analog ground with short traces to maximize performance. It is not a DC ground. For non-stereo applications it may also be used to provide common-mode feedback with HP_OUT configured as one differential output rather than as outputs for two single-ended stereo channels.
HP_OUT_R	41	0	Right Stereo Channel Output This line level output (1 Vrms nominal) is fed from the right channel of the Stereo Mix signal from MIX2 through the Headphone Volume register, 04h. The HP_OUT_R amplitude can be muted (along with HP_OUT_L) or adjusted from 0 dB to -46.5 dB in 1.5-dB steps
DIGITAL I/O AN	D CLOCKI	NG	
XTL_IN	2	I	24.576 MHz crystal or external oscillator input To complete the oscillator circuit use a fundamental mode crystal operating in parallel resonance and connect a $1M\Omega$ resistor across pins 2 and 3. Choose the load capacitors (Figure 25, $C1$, $C2$) to suit the load capacitance required by the crystal (that is, $C1 = C2 = 33$ pF for a 20 pF crystal. Assumes that each Input + trace capacitance is 7 pF). This pin may also be used as the input for an external oscillator (24.576 MHz nominal) at standard logic levels (V_{IH} , V_{IL}). This pin is only used when the codec is in Primary mode. It may be left open (NC) for any Secondary mode.
XTL_OUT	3	0	24.576 MHz crystal output Used with XTAL_IN to configure a crystal oscillator. When the codec is used with an external oscillator this pin should be left open (NC). When the codec is configured in a Secondary mode this pin is not used and may be left open (NC).
SDATA_OUT	5	1	Input to codec This is the input for AC Link Output Frames from an AC '97 Digital Audio Controller to the LM4550B codec. These frames can contain both control data and DAC PCM audio data. This input is sampled by the LM4550B on the falling edge of BIT_CLK.
BIT_CLK	6	I/O	AC Link clock An OUTPUT when in Primary Codec mode. This pin provides a 12.288-MHz clock for the AC Link. The clock is derived (internally divided by two) from the 24.576-MHz signal at the crystal input (XTL_IN). This pin is an INPUT when the codec is configured in any of the Secondary Codec modes and would normally use the AC Link clock generated by a Primary Codec.
SDATA_IN	8	0	Output from codec This is the output for AC Link Input Frames from the LM4550B codec to an AC '97 Digital Audio Controller. These frames can contain both codec status data and PCM audio data from the ADCs. The LM4550B clocks data from this output on the rising edge of BIT_CLK.



PIN NO				
NAME	NO.	1/0	DESCRIPTION	
SYNC	10	I	AC Link frame marker and Warm Reset This input defines the boundaries of AC Link frames. Each frame lasts 256 periods of BIT_CLK. In normal operation SYNC is a 48 kHz positive pulse with a duty cycle of 6.25% (16/256). SYNC is sampled on the falling edge of BIT_CLK and the codec takes the first positive sample of SYNC as defining the start of a new AC Link frame. If a subsequent SYNC pulse occurs within 255 BIT_CLK periods of the frame start it will be ignored. SYNC is also used as an active high input to perform an (asynchronous) Warm Reset. Warm Reset is used to clear a power-down state on the codec AC Link interface.	
RESET#	11	I	Cold Reset This active low signal causes a hardware reset which returns the control registers and all internal circuits to their default conditions. RESET# MUST be used to initialize the LM4550B after Power On when the supplies have stabilized. Cold Reset also clears the codec from both ATE and Vendor test modes. In addition, while active, it switches the PC_BEEP mono input directly to both channels of the LINE_OUT stereo output.	
ID0#	45	I	Codec Identity ID1# and ID0# determine the Codec Identity for multiple codec use. The Codec Identity configures the codec in either Primary or one of three Secondary Codec modes. These Identity pins are of inverted polarity relative to the Codec Identity bits ID1, ID0 (bits D15, D14) in the read-only Extended Audio ID register, 28h. If the ID0# pin (pin 45) is connected to ground then the ID0 bit (D14, reg 28h) will be set to 1. Similarly, connection to DV _{DD} will set the ID0 bit to 0. If left open (NC), ID0# is pulled high by an internal pullup resistor. The Codec Identity bits are also used in the Chain-In Control register, 74h. See the register description and the CIN pin description for details.	
ID1#	46	I	Codec Identity ID1# and ID0# determine the codec address for multiple codec use. The Codec Identity configures the codec in either Primary or one of three Secondary Codec modes. These Identity pins are of inverted polarity relative to the Codec Identity bits ID1, ID0 (bits D15, D14) in the read-only Extended Audio ID register, 28h. If the ID1# pin (pin 46) is connected to ground then the ID1 bit (D15, reg 28h) will be set to 1. Similarly, connection to DV _{DD} will set the ID1 bit to 0. If left open (NC), ID1# is pulled high by an internal pullup resistor. The Codec Identity bits are also used in the Chain-In Control register, 74h. See the register description and the CIN pin description for details.	
EAPD	47	0	External Amplifier Power-Down control signal This output is set by the EAPD bit (bit D15) in the Power-down Control/Status register, 26h. As with the other logic outputs, the output voltage is set by DV _{DD} . This pin is intended to be connected to the shutdown pin on an external power amplifier. For normal operation the default value of EAPD = 0 will enable the external amplifier allowing an input on PC_BEEP to be heard during Cold Reset.	
CIN	48	I	Chain In The codec can be instructed to disconnect its own SDATA_IN signal and instead pass the signal on CIN through to the SDATA_IN output pin. This is achieved by changing the value of the two LSBs of the Chain-In Control register (74h) so that they differ from the Codec Identity bits ID1, ID0. Those two LSBs default to the value of the Codec Identity bits following Cold Reset thereby disabling the Chain In feature. Chain In can also be disabled by reading the Codec Identity from the Extended Audio ID register (28h) and writing the value back into register 74h LSBs. The Codec Identity bits are determined by the input pins ID1#, ID0#. CIN can be left open (NC) provided that the chain feature is disabled. When the chain feature is used, CIN should always be driven. Either connect the SDATA_IN pin from another codec or else ground CIN to prevent the possibility of floating the SDATA_IN signal at the controller.	
POWER SUPPI	LIES AND F	REFERE	NCES	
AV _{DD1}	25	I	Analog supply	
AV _{SS1}	26	I	Analog ground	
AV _{DD2}	38	I	Analog supply 2	
AV _{SS2}	42	I	Analog ground 2	
DV _{DD1}	1	I	Digital supply	
DV _{DD2}	9	I	Digital supply	
DV _{SS1}	4	I	Digital ground	
DV _{SS2}	7	I	Digital ground	
V_{REF}	27	0	Nominal 2.2-V internal reference Not intended to sink or source current. Use short traces to bypass (3.3 μ F, 0.1 μ F) this pin to maximize codec performance. See text.	
V _{REF_OUT}	28	0	Nominal 2.2-V reference output Can source up to 5 mA of current and can be used to bias a microphone.	



PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
3D SOUND AND	NO-CON	NECTS (NC)
3DP	33		These pins are used to complete the TI 3D Sound stereo enhancement circuit. Connect a 0.022-µF
3DN	34	0	capacitor between pins 3DP and 3DN. TI 3D Sound can be turned on and off though the 3D bit (bit D13) in the General Purpose register, 20h. TI 3D Sound uses a fixed-depth type stereo enhancement circuit hence the 3D Control register, 22h is read-only and is not programmable. If TI 3D Sound is not needed, these pins should be left open (NC).
	29		
	30		
NC	31	NC	These pins are not used and should be left open (NC).
INC	32 43	INC	For second source applications these pins may be connected to a noise-free supply or ground (that is, AV_{DD} or AV_{SS}), either directly or through a capacitor.
	44		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
Supply Voltage				6	V	
Storage Temperature			-65	150	°C	
Input Voltage			-0.3	V _{DD} 0.3	V	
Junction Temperature				150	°C	
Caldarina Information	1.05D D . I	Vapor Phase (60 sec.)		215	00	
Soldering Information	LQFP Package	LQFP Package Infrared (15 sec.)		220	°C	
Storage temperature, T _{stg}					°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD)		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	All pins except 3	±2000	
	Floatroatatia diasharaa	ANSI/ESDA/JEDEC JS-001 (1)(2)	Pin 3	±750	
	Electrostatic discharge	Machine Model ⁽³⁾	All pins except 3	±200	V
			Pins 3	±100	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Human body model, 100 pF discharged through a 1.5-k Ω resistor.
- (3) Machine Model, 220 pF to 240 pF discharged through all pins.

7.3 Recommended Operating Comditions

	MIN	NOM	MAX	UNIT
Temperature Range (−40°C ≤ T _A ≤ 85°C)	T _{MIN}	T_A	T _{MAX} ⁽¹⁾	°C
Analog Supply Range	4.2	AV_DD	5.5	V
Digital Supply Range	3	DV_DD	5.5	V

⁽¹⁾ The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, R_{θJA}, and the ambient temperature T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} – T_A)/R_{θJA} or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4550B, T_{JMAX} = 150°C. The typical junction-to-ambient thermal resistance is 74°C/W for package number PT



7.4 Thermal Information

	LM4550B	
THERMAL METRIC ⁽¹⁾	PT (LQFP)	UNIT
	48 PINS	
R _{0,JA} Junction-to-ambient thermal resistance	74	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

The following specifications apply for $AV_{DD} = 5V$, $DV_{DD} = 3.3 V$, Fs = 48 kHz, single codec configuration, (primary mode) unless otherwise noted. Limits apply for $T_A = 25^{\circ}C$. The reference for 0 dB is 1 Vrms unless otherwise specified. (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽³⁾	MAX ⁽⁴⁾	UNIT
AV_{DD}	Analog Supply Range		4.2		5.5	V
DV_DD	Digital Supply Range		3		5.5	V
D	Digital Quiescent Power	DV _{DD} = 5 V		34		mA
D _{IDD}	Supply Current	DV _{DD} = 3.3 V		19		mA
A _{IDD}	Analog Quiescent Power Supply Current	AV _{DD} = 5 V		53		mA
I _{DSD}	Digital Shutdown Current	PR6543210 = 1111111		19		μΑ
I _{ASD}	Analog Shutdown Current	PR6543210 = 1111111		70		μΑ
V_{REF}	Reference Voltage	No pullup resistor		2.16		V
PSRR	Power Supply Rejection Ratio			40		dB
ANALO	G LOOPTHROUGH MODE ⁽⁵⁾		•		•	
	Dynamic Range ⁽⁶⁾	CD Input to Line Output, –60 dB Input THD+N	90	97		dB
THD	Total Harmonic Distortion	$V_O = -3$ dB, f = 1 kHz, $R_L = 10$ k Ω		0.013%	0.02%	
ANALO	G INPUT SECTION					
V _{IN}	Line Input Voltage	LINE_IN, AUX, CD, VIDEO, PC_BEEP, PHONE		1		Vrms
V_{IN}	Mic Input with 20-dB Gain			0.1		Vrms
V_{IN}	Mic Input with 0-dB Gain			1		Vrms
Xtalk	Crosstalk	CD Left to Right		-95		dB
Z_{IN}	Input Impedance (6)	All Analog Inputs	10	40		kΩ
C _{IN}	Input Capacitance (6)			3.7	7	pF
	Interchannel Gain Mismatch	CD Left to Right		0.10		dB
RECOR	D GAIN AMPLIFIER - ADC					
A_S	Step Size	0 dB to 22.5 dB		1.5		dB
A_{M}	Mute Attenuation (6)			86		dB
MIXER S	SECTION					
As	Step Size	12 dB to -34.5 dB		1.5		dB
A_{M}	Mute Attenuation (6)			86		dB
ANALO	G TO DIGITAL CONVERTERS					
	Resolution			18		Bits
	Dynamic Range ⁽⁶⁾	-60-dB Input THD+N, A-Weighted	86	90		dB

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

⁽²⁾ All voltages are measured with respect to the ground pin, unless otherwise specified.

³⁾ Typicals are measured at 25°C and represent the parametric norm.

⁽⁴⁾ Limits are specified to TI's AOQL (Average Outgoing Quality Level).

⁽⁵⁾ Loopthrough Mode describes a path from an analog input through the analog mixers to an analog output.

⁽⁶⁾ These specifications are ensured by design and characterization; they are not production tested.



Electrical Characteristics (continued)

The following specifications apply for $AV_{DD} = 5V$, $DV_{DD} = 3.3 V$, Fs = 48 kHz, single codec configuration, (primary mode) unless otherwise noted. Limits apply for $T_A = 25^{\circ}C$. The reference for 0 dB is 1 Vrms unless otherwise specified.⁽¹⁾⁽²⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽³⁾	MAX ⁽⁴⁾	UNIT
	Frequency Response	-1-dB Bandwidth		20		kHz
DIGITAL	TO ANALOG CONVERTERS		*		·	
	Resolution			18		Bits
	Dynamic Range (6)	-60-dB Input THD+N, A-Weighted	82	89		dB
THD	Total Harmonic Distortion	$V_{IN} = -3 \text{ dB}, f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$		0.01%		
	Frequency Response			20-21k		Hz
	Group Delay (6)	Sample Freq. = 48 kHz		0.36	1	ms
	Out of Band Energy (7)			-40		dB
	Stop Band Rejection			70		dB
D _T	Discrete Tones			-96		dB
ANALOG	OUTPUT SECTION	-				
A _S	Step Size	0 dB to -46.5 dB		1.5		dB
A _M	Mute Attenuation (6)			86		dB
THD+N	Headphone Amplifier Total Harmonic Distortion plus Noise	Loopthrough Mode ⁽⁵⁾ , $R_L = 32 \Omega$, $f = 1 \text{ kHz}$, $P_{\text{out}} = 50 \text{ mW}$		0.02%		
Z _{OUT}	Output Impedance (6)	HP_OUT_L, HP_OUT_R		0.65	2.75	Ω
Z _{OUT}	Output Impedance (6)	LINE_OUT_L, LINE_OUT_R, MONO_OUT		220	500	Ω
DIGITAL	I/O ⁽⁶⁾		·		·	
V _{IH}	High level input voltage		0.65 x DV _{DD}			V
V _{IL}	Low level input voltage				0.35 x DV _{DD}	V
V _{OH}	High level output voltage	$I_{O} = -2.5 \text{ mA}.$	0.90 x DV _{DD}			V
V _{OL}	Low level output voltage	I _O = 2.5 mA.			0.10 x DV _{DD}	V
IL	Input Leakage Current	AC Link inputs			±10	μΑ
IL	Tri state Leakage Current	High impedance AC Link outputs			±10	μΑ
Cin	AC-Link I/O capacitance	SDout, BitClk, SDin, Sync, Reset# only		4	7.5	pF
I _{DR}	Output drive current	AC Link outputs		5		mA

⁽⁷⁾ Out of band energy is measured from 28.8 kHz to 100 kHz relative to a 1 Vrms DAC output.

7.6 Timing Requirements

7.0	ining requirements								
			MIN NOM	MAX	UNIT				
DIGITAL 1	DIGITAL TIMING SPECIFICATIONS ⁽¹⁾								
F _{BC}	BIT_CLK frequency		12.2 88		MHz				
T _{BCP}	BIT_CLK period		81.4		ns				
T_{CH}	BIT_CLK high	Variation of BIT_CLK duty cycle from 50%		±20%	ı				
F _{SYNC}	SYNC frequency		48		kHz				
T_{SP}	SYNC period		20.8		μs				
T_{SH}	SYNC high pulse width		1.3		μs				
T _{SL}	SYNC low pulse width		19.5		μs				
T _{DSETUP}	Setup Time for codec data input	SDATA_OUT to falling edge of BIT_CLK	10 3.5		ns				
T _{DHOLD}	Hold Time for codec data input	Hold time of SDATA_OUT from falling edge of BIT_CLK ⁽¹⁾	10 5.3		ns				
T _{SSETUP}	Setup Time for codec SYNC input	SYNC to falling edge of BIT_CLK ⁽¹⁾	10 3.8		ns				
T _{SHOLD}	Hold Time for codec SYNC input	Hold time of SYNC from falling edge of BIT_CLK	10		ns				

⁽¹⁾ These specifications are ensured by design and characterization; they are not production tested.



Timing Requirements (continued)

			MIN	NOM	MAX	UNIT
T _{CO}	Output Valid Delay	Output Delay of SDATA_IN from rising edge of BIT_CLK ⁽¹⁾		5.2	15	ns
T _{RISE}	Rise Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT			6	ns
T _{FALL}	Fall Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT			6	ns
T _{RST_LOW}	RESET# active low pulse width	For Cold Reset	1			μs
T _{RST2CLK}	RESET# inactive to BIT_CLK start-up	For Cold Reset	162.8	271		ns
T _{SH}	SYNC active high pulse width	For Warm Reset	1			μs
T _{SYNC2CLK}	SYNC inactive to BIT_CLK start-up	For Warm Reset	162.8			ns
T _{S2_PDOWN}	AC Link Power-Down Delay	Delay from end of Slot 2 to BIT_CLK, SDATA_IN low			1	μs
T _{SUPPLY2R} ST	Power On Reset	Time from minimum valid supply levels to end of Reset	1			μs
T _{SU2RST}	Setup to trailing edge of RESET#	For ATE Test Mode	15			ns
T _{RST2HZ}	Rising edge of RESET# to Hi-Z	For ATE Test Mode			25	ns




Figure 1. Clocks




Figure 2. Data Delay, Setup and Hold




Figure 3. Digital Rise and Fall






Figure 4. Legend




Figure 5. Power On Reset




Figure 6. Cold Reset





Figure 7. Warm Reset

Submit Documentation Feedback




Typical Characteristics



Submit Documentation Feedback Copyright © 2005-2015, Texas Instruments Incorporated



Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The LM4550B codec can mix, process and convert among analog (stereo and mono) and digital (AC Link format) inputs and outputs. There are four stereo and four mono analog inputs and two stereo and one mono analog outputs. A single codec supports data streaming on two input and two output channels of the AC Link digital interface simultaneously.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 ADC inputs and Outputs

All four of the stereo analog inputs and three of the mono analog inputs can be selected for conversion by the 18-bit stereo ADC. Digital output from the left and right channel ADCs is always located in AC Link Input Frame slots 3 and 4 respectively. Input level to either ADC channel can be muted or adjusted from the Record Gain register, 1Ch. Adjustments are in 1.5-dB steps over a gain range of 0 dB to +22.5 dB and both channels mute together (D15). Input selection for the ADC is through the Record Select Mux controlled from the Record Select register, 1Ah, together with microphone selection controlled by the MS bit (D8) in the General Purpose register, 20h. One of the stereo inputs, CD_IN, uses a quasi-differential 3-pin interface where both stereo channel inputs are referenced to the third pin, CD_GND. CD_GND should be AC coupled to the source ground and provides common-mode feedback to cancel ground noise. It is not a DC ground. The other three stereo inputs, LINE_IN,



Feature Description (continued)

AUX and VIDEO are 2-pin interfaces, single-ended for each stereo channel, with analog ground (AVSS) as the signal reference. Either of the two mono microphone inputs can be muxed to a programmable boost amplifier before selection for either channel of the ADC. The Microphone Mux is controlled by the Microphone Selection (MS) bit (D8) in the General Purpose register (20h) and the 20 dB programmable boost is enabled by the 20dB bit (D6) in register 0Eh. The mono PHONE input may also be selected for either ADC channel.

8.3.2 Analog Mixing: MIX1

Five analog inputs are available for mixing at the stereo mixer, MIX1 - all four stereo and one mono, namely the microphone input selected by MS (D8, reg 20h). Digital input to the codec can be directed to either MIX1 or to MIX2 after conversion by the 18-bit stereo DAC and level adjustment by the PCM Out Volume control register (18h). Each input to MIX1 may be muted or level adjusted using the appropriate Mixer Input Volume Register: Mic Volume (0Eh), Line_In Volume (10h), CD Volume (12h), Video Volume (14h), Aux Volume (16h) and PCM Out Volume (18h). The mono microphone input is mixed equally into left and right stereo channels but stereo mixing is orthogonal, that is, left channels are only mixed with other left channels and right with right. The left and right amplitudes of any stereo input may be adjusted independently however mute for a stereo input acts on both left and right channels.

8.3.3 DAC Mixing and 3D Processing

Control of routing the DAC output to MIX1 or MIX2 is by the POP bit (D15) in the General Purpose register, 20h. If MIX1 is selected (default, POP = 0) then the DAC output is available for processing by the TI 3D Sound circuitry. If MIX2 is selected, the DAC output will bypass the 3D processing. This allows analog inputs to be enhanced by the analog 3D Sound circuitry before mixing with digital audio. The digital audio may then use alternative digital 3D enhancements. TI 3D Sound circuitry is enabled by the 3D bit (D13) in the General Purpose register, 20h, and is a fixed depth implementation. The 3D Control register, 22h, is therefore not programmable (read-only). The 3D Sound circuitry defaults to disabled after reset.

8.3.4 Analog Mixing: MIX2

MIX2 combines the output of MIX1 (Stereo Mix 3D) with the two mono analog inputs, PHONE and PC_BEEP; each are level-adjusted by the input control registers Phone Volume (0Ch) and PC_Beep Volume (0Ah) respectively. If selected by the POP bit (D15, reg 20h), the DAC output is also summed into MIX2.

8.3.5 Stereo Mix

The output of MIX2 is the signal, Stereo Mix. Stereo Mix is used to drive both the Headphone output (HP_OUT) and the Line output (LINE_OUT) and can also be selected as the input to the ADC at the Record Select Mux. In addition, the two channels of Stereo Mix are summed to form a mono signal (Mono Mix) also selectable at the Record Select Mux as an input to either channel of the ADC.

8.3.6 Stereo Outputs

The output volume from LINE OUT and HP OUT can be muted or adjusted by 0 dB to 45 dB in nominal 3-dB steps under the control of the output volume registers Master Volume (02h) and Headphone Volume (04h) respectively. As with the input volume registers, adjustments to the levels of the two stereo channels can be made independently but both left and right channels share a mute bit (D15).

8.3.7 Mono Output

The mono output (MONO OUT) is driven by one of two signals selected by the MIX bit (D9) in the General Purpose register, 20h. The signal selected by default (MIX = 0) is the mono summation of the two channels of Stereo Mix 3D, the stereo output of the mixer MIX1. Setting the control bit MIX = 1, selects a microphone input, MIC1 or MIC2. The choice of microphone is controlled by the Microphone Select (MS) bit (D8) also in the General Purpose register, 20h.

Product Folder Links: LM4550B

Copyright © 2005-2015, Texas Instruments Incorporated



Feature Description (continued)

8.3.8 Analog Loopthrough And Digital Loopback

Analog Loopthrough refers to an all-analog signal path from an analog input through the mixers to an analog output. Digital Loopback refers to a mixed-mode analog and digital signal path from an analog input through the ADC, looped-back (LPBK bit – D7, 20h) through the DAC and mixers to an analog output. This is an 18 bit digital loopback, bypassing the SRC logic, even if a rate other than 48 kHz is selected.

8.3.9 Resets

COLD RESET is performed when RESET# (pin 11) is pulled low for $> 1 \mu s$. It is a complete reset. All registers and internal circuits are reset to their default state. It is the only reset which clears the ATE and Vendor Test Modes.

WARM RESET is performed when SYNC (pin 10) is held high for > 1 µs and the codec AC Link digital interface is in power down (PR4 = 1, Power-down Control / Status register, 26h). It is used to clear PR4 and power up the AC Link digital interface but otherwise does not change the contents of any registers nor reset any internal circuitry.

REGISTER RESET is performed when any value is written to the RESET register, 00h. It resets all registers to their default state and will modify circuit configurations accordingly but does not reset any other internal circuits.

8.3.10 Multiple Codecs

8.3.10.1 Extended AC Link

Up to four codecs can be supported on the extended AC Link. These multiple codec implementations should run off a common BIT_CLK generated by the Primary Codec. All codecs share the AC '97 Digital Controller output signals, SYNC, SDATA_OUT, and RESET#. Each codec, however, supplies its own SDATA_IN signal back to the controller, with the result that the controller requires one dedicated input pin per codec (Figure 16).

By definition there can be one Primary Codec and up to three Secondary Codecs on an extended AC Link. The Primary Codec has a Codec Identity = (ID1, ID0) = ID = 00 while Secondary Codecs take identities equal to 01, 10 or 11 (see Table 1). The Codec Identity is also used as a chip select function. This allows the Command and Status registers in any of the codecs to be individually addressed although the access mechanism for Secondary Codecs differs slightly from that for a Primary.

The Identity control pins, ID1#, ID0# (pins 46 and 45) are internally pulled up to DV_{DD} . The Codec may therefore be configured as Primary either by leaving ID1#, ID0# open (NC) or by strapping them externally to DV_{DD} (digital supply).

The difference between Primary and Secondary codec modes is in their timing source; in the AMAP Slot-to-DAC mapping used in Output Frames carried by SDATA_OUT; and in the Tag Bit handling in Output Frames for Command/Status register access. For a timing source, a Primary codec divides down by 2 the frequency of the signal on XTAL_IN and also generates this as the BIT_CLK output for the use of the controller and any Secondary codecs. Secondary codecs use BIT_CLK as an input and as their timing source and do not use XTAL_IN or XTAL_OUT. The AMAP mappings are given in Table 1 and the use of Tag Bits is described below.

8.3.10.2 Secondary Codec Register Access

For Secondary Codec access, the controller must set the tag bits for Command Address and Data in the Output Frame as invalid (that is, equal to 0). The Command Address and Data tag bits are in slot 0, bits 14 and 13 and Output Frames are those in the SDATA_OUT signal from controller to codec. The controller must also place the non-zero value (01, 10, or 11) corresponding to the Identity (ID1, ID0) of the target Secondary Codec into the Codec ID field (slot 0, bits 1 and 0) in that same Output Frame. The value set in the Codec ID field determines which of the three possible Secondary Codecs is accessed. Unlike a Primary Codec, a Secondary Codec will disregard the Command Address and Data tag bits when there is a match between the 2-bit Codec ID value (slot 0, bits 1 and 0) and the Codec Identity (ID1, ID0). Instead it uses the Codec-ID/Identity match to indicate that the Command Address in slot 1 and (if a write) the Command Data in slot 2 are valid.



Feature Description (continued)

When reading from a Secondary Codec, the controller must send the correct Codec ID bits (that is, the target Codec Identity in slot 0, bits 1 and 0) along with the read-request bit (slot 1, bit 19) and target register address (slot 1, bits 18 – 12). To write to a Secondary Codec, a controller must send the correct Codec ID bits when slot 1 contains a valid target register address and write indicator bit and slot 2 contains valid target register data. A write operation is only valid if the register address and data are both valid and sent within the same frame. When accessing the Primary Codec, the Codec ID bits are cleared and the tag bits 14 and 13 resume their role indicating the validity of Command Address and Data in slots 1 and 2.

The use of the tag bits in Input Frames (carried by the SDATA_IN signal) is the same for Primary and Secondary Codecs.

The Codec Identity is determined by the inverting input pins ID1#, ID0# (pins 46 and 45) and can be read as the value of the ID1, ID0 bits (D15, D14) in the Extended Audio ID register, 28h of the target codec.

In addition to the Codec Identity bits (ID1, ID0), the read-only Extended Audio ID register (28h) contains the AMAP bit (D9). The AMAP bit indicates support for the (optional) AC '97 Rev. 2.1 compliant mappings from slots in AC Link Output Frames to the audio DACs for each of the four Codec Identity modes. AMAP = 1 indicates that the default mapping (as realized after reset) of Slots-to-DACs conforms to Table 1. Slots in AC Link Input Frames are always mapped such that PCM data from the left ADC channel is carried by slot 3 and PCM data from the right ADC channel by slot 4. Output Frames are those carried by the SDATA_OUT signal from the controller to the codec while Input Frames are those carried by the SDATA IN signal from the codec to the controller.

8.3.10.2.1 SLOT 0: TAG bits in Output Frames (Controller to Codec)

BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Valid Frame	Slot 1 Valid	Slot 2 Valid	Slot 3 Valid	Slot 4 Valid	Х	Slot 6 Valid	Slot 7 Valid	Slot 8 Valid	Slot 9 Valid	Х	Х	Х	Х	ID1	ID0

8.3.10.2.2 Extended Audio ID Register (28h): Support for Multiple Codecs

RE G	NAME	D1 5	D1 4	D1 3	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	DEFA ULT
28h	Extended Audio ID	ID1	ID0	X	X	X	Х	AMA P	Х	Х	Х	Х	Х	Х	Х	Х	VRA	X201h

Table 1. AMAP Slot-to-DAC Audio Mapping

			LEF	T DAC DATA	RIGHT DAC DATA		
CODEC IDENTITY MODE	ID1 (D15, 28h)	ID0 (D14, 28h)	FROM SLOT	5.1 AUDIO CHANNEL ⁽¹⁾	FROM SLOT	5.1 AUDIO CHANNEL ⁽¹⁾	
Primary	0	0	3	Left	4	Right	
Secondary 1	0	1	3	Left	4	Right	
Secondary 2	1	0	7	Left Surround	8	Right Surround	
Secondary 3	1	1	6	Center	9	LFE	

(1) AC '97 Rev 2.1 specifies this allocation of 5.1 Audio channels to these slots in the AC Link Output Frame






Figure 16. Multiple Codecs using Extended AC Link

8.3.10.2.3 CODEC Chaining

Using TI's unique feature for chaining together codecs, a multiple codec system can be built using fewer interface pins. This Chain feature allows two, three or four codecs to share a single signal input pin at the controller. By setting the two LSBs of the Chain-In Control register (74h) to a value other than the Codec Identity, a controller can instruct a codec to disconnect its own SDATA_IN signal and discard its own Input Frame and instead switch the signal connected to the CIN pin through to the SDATA_IN output pin allowing passage of an SDATA_IN signal carrying the Input Frame from a codec further down the chain. The Chain-In Control register (74h) is updated at the rising edge of SYNC therefore an instruction to enable or disable the Chain feature takes effect in the next frame.

When the Chain feature is used the CIN pin should always be driven. Connect CIN to either the SDATA_IN pin from another codec or else ground CIN to prevent the possibility of floating the SDATA_IN signal at the controller.






Figure 17. Multiple Codecs in a Chain

8.4 Device Functional Modes

8.4.1 Test Modes

AC '97 Rev 2.1 defines two test modes: ATE test mode and Vendor test mode. Cold Reset is the only way to exit either of them. The ATE test mode is activated if SDATA_OUT is sampled high by the trailing edge (zero-to-one transition) of RESET#. In ATE test mode, the codec AC Link outputs SDATA_IN and BIT_CLK are configured to a high impedance state to allow tester control of the AC Link interface for controller testing. ATE test mode timing parameters are given in the Electrical Characteristics table. The Vendor test mode is entered if SYNC is sampled high by the zero-to-one transition of RESET#. Neither of these entry conditions can occur in normal AC Link operation but care must be taken to avoid mistaken activation of the test modes when using non standard controllers.



8.5 Programming

8.5.1 AC Link Serial Interface Protocol




Figure 18. AC Link Bidirectional Audio Frame




Figure 19. AC Link Output Frame

8.5.1.1 AC Link Output Frame: SDATA OUT, Controller Output to LM4550B Input

The AC Link Output Frame carries control and PCM data to the LM4550B control registers and stereo DAC. Output Frames are carried on the SDATA_OUT signal which is an output from the AC '97 Digital Controller and an input to the LM4550B codec. As shown in Figure 18, Output Frames are constructed from thirteen time slots: one Tag Slot followed by twelve Data Slots. Each Frame consists of 256 bits with each of the twelve Data Slots containing 20 bits. Input and Output Frames are aligned to the same SYNC transition. The LM4550B only accepts data in eight of the twelve Data Slots and, because it is a two channel codec only in 4 simultaneously – 2 for control, one each for PCM data to the left and right channel DACs. Data-Slot to DAC mappings are tied to the codec mode selected by the Identity pins ID1#, ID0# and are given in Table 1.

A new Output Frame is signaled with a low-to-high transition of SYNC. SYNC should be clocked from the controller on a rising edge of BIT_CLK and, as shown in Figure 19 and Figure 20, the first tag bit in the Frame ("Valid Frame") should be clocked from the controller by the next rising edge of BIT_CLK and sampled by the LM4550B on the following falling edge. The AC '97 Controller should always clock data to SDATA_OUT on a rising edge of BIT_CLK and the LM4550B always samples SDATA_OUT on the next falling edge. SYNC is sampled with the falling edge of BIT_CLK.

The LM4550B checks each Frame to ensure 256 bits are received. If a new Frame is detected (a low-to-high transition on SYNC) before 256 bits are received from the old Frame then the new Frame is ignored, that is, the data on SDATA_OUT is discarded until a valid new Frame is detected.

The LM4550B expects to receive data MSB first, in an MSB justified format.



Programming (continued)

8.5.1.1.1 SDATA_OUT: Slot 0 - Tag Phase

The first bit of Slot 0 is designated the Valid Frame bit. If this bit is 1, it indicates that the current Output Frame contains at least one slot of valid data and the LM4550B will check further tag bits for valid data in the expected Data Slots. With the codec in Primary mode, a controller will indicate valid data in a slot by setting the associated tag bit equal to 1. Because it is a two channel codec the LM4550B can only receive data from four slots in a given frame and so only checks the valid-data bits for 4 slots. In Primary mode these tag bits are for: slot 1 (Command Address), slot 2 (Command Data), slot 3 (PCM data for left DAC) and slot 4 (PCM data for right DAC).

The last two bits in the Tag contain the Codec ID used to select the target codec to receive the frame in multiple codec systems. When the frame is being sent to a codec in one of the Secondary modes the controller does not use bits 14 and 13 to indicate valid Command Address and Data in slots 1 and 2. Instead, this role is performed by the Codec ID bits – operation of the Extended AC Link assumes that the controller would not access a secondary codec unless it was providing valid Command Address and/or Data. When in one of the secondary modes the LM4550B only checks the tag bits for the Codec ID and for valid data in the two audio data slots: slots 3 & 4 for Secondary mode 1, slots 7 & 8 for mode 2 and slots 6 & 9 for mode 3.

When sending an Output Frame to a Secondary mode codec, a controller should set tag bits 14 and 13 to zero.




Figure 20. Start of AC Link Output Frame

Table 2. Slot 0, Output Frame

BIT	DESCRIPTION		COMMENT				
15	Valid Frame	1 =	Valid data in at least one slot.				
14	Control register address	1 =	Valid Control Address in Slot 1 (Primary codec only)				
13	Control register data	1 =	Valid Control Data in Slot 2 (Primary codec only)				
12	Left DAC data in Slot 3	1 =	Valid PCM Data in Slot 3 (Primary & Secondary 1 modes; Left Channel audio)				
11	Right DAC data in Slot 4	1 =	Valid PCM Data in Slot 4 (Primary & Secondary 1 modes; Right Channel audio)				
10	Not Used	Controller should stuff this slot with "0"s					
9	Left DAC data in Slot 6	1 =	Valid PCM Data in Slot 6 (Secondary 3 mode; Center Channel audio)				
8	Left DAC data in Slot 7	1 =	Valid PCM Data in Slot 7 (Secondary 2 mode; Left Surround Channel audio)				
7	Right DAC data in Slot 8	1 =	Valid PCM Data in Slot 8 (Secondary 2 mode; Right Surround Channel audio)				
6	Right DAC data in Slot 9	1 =	Valid PCM Data in Slot 9 (Secondary 3 mode; LFE Channel audio)				
5:2	Not Used	Controller sh	ould stuff these slots with "0"s				
1,0	Codec ID (ID1, ID0)	The Codec ID (Table 1) selects the target codec in a multi-codec system to receive the control address and data carried in the Output Frame					



8.5.1.1.2 SDATA_OUT: Slot 1 - Read/Write, Control Address

Slot 1 is used by a controller to indicate both the address of a target register in the LM4550B and whether the access operation is a register read or register write. The MSB of slot 1 (bit 19) is set to 1 to indicate that the current access operation is read. Bits 18 through 12 are used to specify the 7-bit register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC '97 controller.

Table 3. Slot 1, Output Frame

BIT	DESCRIPTION	COMMENT
19	Read/Write	1 = Read 0 = Write
18:12	Register Address	Identifies the Status/Command register for read/write
11:0	Reserved	Controller should set to 0

8.5.1.1.3 SDATA OUT: Slot 2 - Control Data

Slot 2 is used to transmit 16-bit control data to the LM4550B when the access operation is write. The least significant four bits should be stuffed with zeros by the AC '97 controller. If the access operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros.

Table 4. Slot 2, Output Frame

BIT	DESCRIPTION	COMMENT
19:4	Control Register Write Data	Controller should stuff with zeros if operation is read
3:0	Reserved	Set to 0

8.5.1.1.4 SDATA OUT: Slots 3 & 4 - PCM Playback Left/Right Channels

Slots 3 and 4 are 20-bit fields used to transmit PCM data to the left and right channels of the stereo DAC when the codec is in Primary mode or Secondary mode 1. Any unused bits should be stuffed with zeros. The LM4550B DACs have 18-bit resolution and will therefore use the 18 MSBs of the 20-bit PCM data (MSB justified). The AC '97 Rev 2.1 specification allocates the Left channel of 5.1 Audio to slot 3 and the Right channel to slot 4.

Table 5. SLOTS 3 & 4, OUTPUT FRAME

BIT	DESCRIPTION	COMMENT
19:0	PCM Audio Data (Left /Right Channels)	Slots used to stream data to DAC when codec is in Primary or Secondary 1 modes. Set unused bits to 0

8.5.1.1.5 SDATA_OUT: Slots 7 & 8 - PCM Playback Left/Right Surround

Slots 7 and 8 are 20-bit fields used to transmit PCM data to the left and right channels of the stereo DAC when the codec is in Secondary mode 2. Any unused bits should be stuffed with zeros. The LM4550B DACs have 18-bit resolution and will therefore use the 18 MSBs of the 20-bit PCM data (MSB justified). The AC '97 Rev 2.1 specification allocates the Left Surround channel of 5.1 Audio to slot 7 and the Right Surround channel to slot 8.

Table 6. Slots 7 and 8, Output Frame

BIT	DESCRIPTION	COMMENT
19:0	PCM Audio Data (Left/Right Surround)	Slots used to stream data to DAC when codec is in Secondary 2 mode. Set unused bits to 0

8.5.1.1.6 SDATA_OUT: Slots 6 & 9 - PCM Playback (Center/LFE)

Slots 6 and 9 are 20-bit fields used to transmit PCM data to the left and right channels of the stereo DAC when the codec is in Secondary mode 3. Any unused bits should be stuffed with zeros. The LM4550B DACs have 18-bit resolution and will therefore use the 18 MSBs of the 20-bit PCM data (MSB justified). The AC '97 Rev 2.1 specification allocates the Center channel of 5.1 Audio to slot 6 and the LFE (Low Frequency Enhancement) channel to slot 9.



Table 7. Slots 6 and 9, Output Frame

BIT	DESCRIPTION	COMMENT
19:0	PCM Audio Data (Center/ LFE Surround)	Slots used to stream data to DAC when codec is in Secondary 3 mode. Set unused bits to 0

8.5.1.1.7 SDATA_OUT: Slots 5, 10, 11, 12 - Reserved

These slots are unused by the LM4550B and should all be stuffed with zeros by the AC '97 Controller.




Figure 21. AC Link Input Frame

8.5.1.2 AC Link Input Frame: SDATA_IN, Controller Input from LM4550B Output

The AC Link Input Frame contains status and PCM data from the LM4550B control registers and stereo ADC. Input Frames are carried on the SDATA_IN signal which is an input to the AC '97 Digital Audio Controller and an output from the LM4550B codec. As shown in Figure 18, Input Frames are constructed from thirteen time slots: one Tag Slot followed by twelve Data Slots. The Tag Slot, Slot 0, contains 16 bits of which 5 are used by the LM4550B. One is used to indicate that the AC Link interface is fully operational and the other 4 to indicate the validity of the data in the four of the twelve following Data Slots that are used by the LM4550B. Each Frame consists of 256 bits with each of the twelve data slots containing 20 bits.

A new Input Frame is signaled with a low-to-high transition of SYNC. SYNC should be clocked from the controller on a rising edge of BIT_CLK and, as shown in Figure 21 and Figure 22, the first tag bit in the Frame (Codec Ready) is clocked from the LM4550B by the next rising edge of BIT_CLK. The LM4550B always clocks data to SDATA_IN on a rising edge of BIT_CLK and the controller is expected to sample SDATA_IN on the next falling edge. The LM4550B samples SYNC on the falling edge of BIT_CLK.

Input and Output Frames are aligned to the same SYNC transition.

The LM4550B checks each Frame to ensure 256 bits are received. If a new Frame is detected (a low-to-high transition on SYNC) before 256 bits are received from an old Frame then the new Frame is ignored, that is, no valid data is sent on SDATA IN until a valid new Frame is detected.

The LM4550B transmits data MSB first, in an MSB justified format. All reserved bits and slots are stuffed with 0s by the LM4550B.






Figure 22. Start of AC Link Input Frame

8.5.1.2.1 SDATA_IN: Slot 0 - Codec/Slot Status Bits

The first bit (bit 15, Codec Ready) of slot 0 in the AC Link Input Frame indicates when the codec's AC Link digital interface and its status/control registers are fully operational. The digital controller is then able to read the LSBs from the Power-down Control/Stat register (26h) to determine the status of the four main analog subsections. It is important to check the status of these subsections after Initialization, Cold Reset or the use of the power-down modes to minimize the risk of distorting analog signals passed before the subsections are ready.

The 4 bits 14, 13, 12 and 11 indicate that the data in slots 1, 2, 3 and 4, respectively, are valid.

		· · ·					
BIT	DESCRIPTION	COMMENT					
15	Codec Ready Bit	1 = AC Link Interface Ready					
14	Slot 1 data valid	1 = Valid Status Address or Slot Request					
13	Slot 2 data valid	1 = Valid Status Data					
12	Slot 3 data valid	1 = Valid PCM Data (Left ADC)					
11	Slot 4 data valid	1 = Valid PCM Data (Right ADC)					

Table 8. Slot 0, Input Frame

8.5.1.2.2 SDATA_IN: Slot 1 - Status Address / Slot Request Bits

This slot echoes (in bits 18 - 12) the 7-bit address of the codec control/status register received from the controller as part of a read-request in the previous frame. If no read-request was received, the codec stuffs these bits with zeros.

The 6 bits 11, 10, 8 – 5 are Slot Request bits that support the Variable Rate Audio (VRA) capabilities of the LM4550B. Only two are used simultaneously. If the codec is in Primary mode or Secondary mode 1, then the left and right channels of the DAC take PCM data from slots 3 and 4 in the Output Frame respectively (see Table 1). The codec uses bits 11 and 10 to request DAC data from these two slots. If bits 11 and 10 are set to 0, the controller should respond with valid PCM data in slots 3 and 4 of the next Output Frame. If bits 11 and 10 are set to 1, the controller should not send data. Similarly, if the codec is in Secondary mode 2, bits 7 and 6 are used to request data from slots 7 and 8 in the Output Frame. If in Secondary mode 3, bits 8 and 5 request data from slots 6 and 9.

The codec has full control of the slot request bits. By default, data is requested in every frame, corresponding to a sample rate equal to the frame rate (SYNC frequency) – 48 kHz when XTAL_IN = 24.576 MHz. To send samples at a rate below the frame rate, a controller should set VRA = 1 (bit 0 in the Extended Audio Control/Status register, 2Ah) and program the desired rate into the PCM DAC Rate register, 2Ch. Both DAC channels operate at the same sample rate. Values for common sample rates are given in the Register Descriptions section (Sample Rate Control Registers, 2Ch, 32h) but any rate between 4 kHz and 48 kHz (to a



resolution of 1 Hz) is supported. Slot Requests from the LM4550B are issued completely deterministically. For example if a sample rate of 8000 Hz is programmed into 2Ch then the LM4550B will always issue a slot request in every sixth frame. A frequency of 9600 Hz will result in a request every fifth frame while a frequency of 8800 Hz will cause slot requests to be spaced alternately five and six frames apart. This determinism makes it easy to plan task scheduling on a system controller and simplifies application software development.

The LM4550B will ignore data in Output Frame slots that do not follow an Input Frame with a Slot Request. For example, if the LM4550B is expecting data at a 8000 Hz rate yet the AC '97 Digital Audio Controller continues to send data at 48000 Hz, then only those one-in-six audio samples that follow a Slot Request will be used by the DAC. The rest will be discarded.

Bits 9, 4, 3, and 2 are request bits for slots not used by the LM4550B and are stuffed with zeros. Bits 1 and 0 are reserved and are also stuffed with zeros.

Table 3. GEOT 1, INI OT FRAME							
BITS	DESCRIPTION	COMMENT					
19	Reserved	Stuffed with 0 by LM4550B					
18:12	Status Register Index	Echo of the requested Status Register address.					
11	Slot 3 Request bit (PCM Left Audio)	0 = Controller should send valid data in Slot 3 of the next Output Frame.					
	(POW Left Addio)	1 = Controller should not send Slot 3 data.					
10	Slot 4 Request bit	0 = Controller should send valid data in Slot 4 of the next Output Frame.					
	(PCM Right Audio)	1 = Controller should not send Slot 4 data.					
9	Slot 5 Request bit	Unused - set to 0 by LM4550B					
8	Slot 6 Request bit	0 = Controller should send valid data in Slot 6 of the next Output Frame.					
	(PCM Center)	1 = Controller should not send Slot 6 data.					
7	Slot 7 Request bit	0 = Controller should send valid Slot 7 data in the next Output Frame.					
7	(PCM Left Surround)	1 = Controller should not send Slot 7 data.					
	Slot 8 Request bit	0 = Controller should send valid data in Slot 8 of next Output Frame.					
6	(PCM Right Surround)	1 = Controller should not send Slot 8 data.					
-	Slot 9 Request bit	0 = Controller should send valid data in Slot 9 of next Output Frame.					
5	(PCM LFE)	1 = Controller should not send Slot 9 data.					
4:2	Unused Slot Request bits	Stuffed with 0s by LM4550B					
1,0	Reserved	Stuffed with 0s by LM4550B					

Table 9. SLOT 1, INPUT FRAME

8.5.1.2.3 SDATA_IN: Slot 2 - Status Data

This slot returns 16-bit status data read from a codec control/status register. The codec sends the data in the frame following a read-request by the controller (bit 15, slot 1 of the Output Frame). If no read-request was made in the previous frame the codec will stuff this slot with zeros.

Table 10. SLOT 2, INPUT FRAME

BITS	DESCRIPTION	COMMENT
19:4	Status Data	Data read from a codec control/status register. Stuffed with 0s if no read-request in previous frame.
3:0	Reserved	Stuffed with 0s by LM4550B

8.5.1.2.4 SDATA IN: Slot 3 - PCM Record Left Channel

This slot contains sampled data from the left channel of the stereo ADC. The signal to be digitized is selected using the Record Select register (1Ah) and subsequently routed through the Record Select Mux and the Record Gain amplifier to the ADC.

This is a 20-bit slot and the digitized 18-bit PCM data is transmitted in an MSB justified format. The remaining 2 LSBs are stuffed with zeros.



Table 11. SLOT 3, INPUT FRAME

BITS	DESCRIPTION	COMMENT
19:2	PCM Record Left Channel data	18-bit PCM audio sample from left ADC
1:0	Reserved	Stuffed with 0s by LM4550B

8.5.1.2.5 SDATA_IN: Slot 4 - PCM Record Right Channel

This slot contains sampled data from the right channel of the stereo ADC. The signal to be digitized is selected using the Record Select register (1Ah) and subsequently routed through the Record Select Mux and the Record Gain amplifier to the ADC.

This is a 20-bit slot and the digitized 18-bit PCM data is transmitted in an MSB justified format. The remaining 2 LSBs are stuffed with zeros.

Table 12. SLOT 4, INPUT FRAME

BITS	DESCRIPTION	COMMENT
19:2	PCM Record Right Channel data	18-bit PCM audio sample from right ADC
1:0	Reserved	Stuffed with 0s by LM4550B

8.5.1.2.6 SDATA_IN: Slots 5 to 12 - Reserved

Slots 5 to 12 of the AC Link Input Frame are unused for data by the LM4550B and are always stuffed with zeros.



Copyright © 2005–2015, Texas Instruments Incorporated

8.6 Register Maps

8.6.1 LM4550B Register Map

	REG	NAME	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	DEFAUL T
	00h	Reset	Х	0	0	0	1	1	0	1	0	1	0	1	0	0	0	0	0D50h
Outp	02h	Master Volume	Mute	Х	ML5	ML4	ML3	ML2	ML1	ML0	Х	Х	MR5	MR4	MR3	MR2	MR1	MR0	8000h
ut Volu	04h	Headphone Volume	Mute	Х	ML5	ML4	ML3	ML2	ML1	ML0	Х	Х	MR5	MR4	MR3	MR2	MR1	MR0	8000h
me	06h	Mono Volume	Mute	Х	Х	Х	Х	Х	Х	Х	Х	Х	MM5	MM4	MM3	MM2	MM1	MM0	8000h
	0Ah	PC_Beep Volume	Mute	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	PV3	PV2	PV1	PV0	Х	0000h
	0Ch	Phone Volume	Mute	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	GN4	GN3	GN2	GN1	GN0	8008h
	0Eh	Mic Volume	Mute	Х	Х	Х	Х	Х	Х	Х	Х	20dB	Х	GN4	GN3	GN2	GN1	GN0	8008h
Input Volu	10h	Line In Volume	Mute	Х	Х	GL4	GL3	GL2	GL1	GL0	Х	Х	Х	GR4	GR3	GR2	GR1	GR0	8808h
me	12h	CD Volume	Mute	Х	Х	GL4	GL3	GL2	GL1	GL0	Х	Х	Х	GR4	GR3	GR2	GR1	GR0	8808h
	14h	Video Volume	Mute	Х	Х	GL4	GL3	GL2	GL1	GL0	Х	Х	Х	GR4	GR3	GR2	GR1	GR0	8808h
	16h	Aux Volume	Mute	Х	Х	GL4	GL3	GL2	GL1	GL0	Х	Х	Х	GR4	GR3	GR2	GR1	GR0	8808h
	18h	PCM Out Volume	Mute	Х	Х	GL4	GL3	GL2	GL1	GL0	Х	Х	Х	GR4	GR3	GR2	GR1	GR0	8808h
ADC	1Ah	Record Select	Х	Х	Х	Х	Х	SL2	SL1	SL0	Х	Х	Х	Х	Х	SR2	SR1	SR0	0000h
Sour ces	1Ch	Record Gain	Mute	х	Х	х	GL3	GL2	GL1	GL0	х	х	х	х	GR3	GR2	GR1	GR0	8000h
	20h	General Purpose	POP	Х	3D	Х	Х	Х	MIX	MS	LPBK	Х	Х	Х	Х	Х	Х	Х	0000h
	22h	3D Control (Read Only)	х	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0101h
Х	24h	Reserved	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0000h
	26h	Power-down Ctrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	Х	Х	Х	Х	REF	ANL	DAC	ADC	000Xh
	28h	Extended Audio ID	ID1	ID0	Х	Х	Х	Х	AMAP	0	0	0	Х	Х	0	Х	0	VRA	X201h
	2Ah	Extended Audio Control/Status	х	х	Х	х	х	х	Х	Х	Х	х	х	х	х	х	Х	VRA	0000h
	2Ch	PCM DAC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
	32h	PCM ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
Х	5Ah	Vendor Reserved 1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0000h
	74h	Chain-In Control	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	ID1	ID0	000Xh
Х	7Ah	Vendor Reserved 2	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0000h
	7Ch	Vendor ID1	0	1	0	0	1	1	1	0	0	1	0	1	0	0	1	1	4E53h
	7Eh	Vendor ID2	0	1	0	0	0	0	1	1	0	1	0	1	0	0	0	0	4350h



8.6.2 Register Descriptions

Default settings are indicated by *.

8.6.3 Reset Register (00h)

Writing any value to this register causes a Register Reset which changes all registers back to their default values. If a read is performed on this register, the LM4550B will return a value of 0D50h. This value can be interpreted in accordance with the AC '97 specification to indicate that TI 3D Sound is implemented, 18-bit data is supported for both the ADCs and DACs, and that headphone output is supported.

8.6.4 Master Volume Register (02h)

This output register allows the output level from either channel of the stereo LINE_OUT to be muted or attenuated from 0 dB to 46.5 dB in nominal 1.5-dB steps. There are 6 bits of volume control for each channel and both stereo channels can be individually attenuated. The mute bit (D15) acts simultaneously on both stereo channels of LINE_OUT. The AC'97 specification states that "support for the MSB of the level is optional." All six bits may be written to the register, but if the MSB is a 1, the MSB is ignored and the register will be set to 0 11111. This will be the value when the register is read, allowing the software driver to detect whether the MSB is supported or not.

MUTE	Mx5:Mx0	FUNCTION
0	0 00000	0 dB attenuation
0	0 11111	46.5 dB attenuation
0	1 xxxxx	As written
0	0 11111	As read back
1	x xxxxx	*mute
Default: 8000h		

8.6.5 Headphone Volume Register (04h)

This output register allows the level from both channels of HP_OUT to be muted or individually attenuated from 0 dB to 46.5 dB in nominal 1.5-dB steps. There are 6 bits of volume control for each channel plus one mute bit. The mute bit (D15) acts on both channels. Operation of this register and HP_OUT matches that of the Master Volume register and the LINE_OUT output. All six bits may be written to the register, but if the MSB is a 1, the MSB is ignored and the register will be set to 0 11111. This will be the value when the register is read, allowing the software driver to detect whether the MSB is supported or not

8.6.6 Mono Volume Register (06h)

This output register allows the level from MONO_OUT to be muted or attenuated from 0 dB to 46.5 dB in nominal 1.5-dB steps. There are 6 bits of volume control and one mute bit (D15). All six bits may be written to the register, but if the MSB is a 1, the MSB is ignored and the register will be set to 0 11111. This will be the value when the register is read, allowing the software driver to detect whether the MSB is supported or not.

MUTE	MM5:MM0	FUNCTION
0	0 00000	0 dB attenuation
0	0 11111	46.5 dB attenuation
0	1 xxxxx	As written
0	0 11111	As read back
1	x xxxxx	*mute
Default: 8000h		

8.6.7 PC Beep Volume Register (0Ah)

This input register adjusts the level of the mono PC_BEEP input to the stereo mixer MIX2, where it is summed equally into both channels of the Stereo Mix signal. PC_BEEP can be both muted and attenuated from 0 dB to 45 dB in nominal 3-dB steps.



NOTE

The default setting for the PC_Beep Volume register is 0 dB attenuation rather than mute

MUTE	PV3:PV0	FUNCTION
0	0000	*0-dB attenuation
0	1111	45-dB attenuation
1	XXXX	mute
Default: 0000h		

8.6.8 Mixer Input Volume Registers (Index 0Ch – 18h)

These input registers adjust the volume levels into the stereo mixers MIX1 and MIX2. Each channel may be adjusted from 12-dB gain to 34.5-dB attenuation in 1.5-dB steps. For stereo ports, volumes of the left and right channels can be independently adjusted. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channels. The Mic Volume register (0Eh) controls an additional 20 dB boost for the selected microphone input by setting the 20 dB bit (bit D6).

MUTE	Gx4:Gx0	FUNCTION
0	0 0000	12-dB gain
0	0 1000	0-dB gain
0	1 1111	34.5-dB attenuation
1	X XXXX	*mute
Default:	8008h (mono registers) 8808h (stereo registers)	

8.6.9 Record Select Register (1Ah)

This register independently controls the sources for the right and left channels of the stereo ADC. The default value of 0000h corresponds to selecting the (mono) Mic input for both channels.

SL2:SL0	SOURCE FOR LEFT CHANNEL ADC
0	*Mic input
1	CD input (L)
2	VIDEO input (L)
3	AUX input (L)
4	LINE_IN input (L)
5	Stereo Mix (L)
6	Mono Mix
7	PHONE input
Default: 0000h	

SR2:SR0	SOURCE FOR RIGHT CHANNEL ADC
0	*Mic input
1	CD input (R)
2	VIDEO input (R)
3	AUX input (R)
4	LINE_IN input (R)
5	Stereo Mix (R)
6	Mono Mix
7	PHONE input
Default: 0000h	



8.6.10 Record Gain Register (1Ch)

This register controls the input levels for both channels of the stereo ADC. The inputs come from the Record Select Mux and are selected through the Record Select Control register, 1Ah. The gain of each channel can be individually programmed from 0dB to 22.5dB in 1.5-dB steps. Both channels can also be muted by setting the MSB to 1.

Table 13. Record Gain Register (1Ch)

MUTE	Gx3:Gx0	FUNCTION
0	1111	22.5-dB gain
0	0000	0-dB gain
1	XXXX	*mute
Default: 8000h		

8.6.11 General Purpose Register (20h)

This register controls many miscellaneous functions implemented on the LM4550B. The miscellaneous control bits include POP which allows the DAC output to bypass the TI 3D Sound circuitry, 3D which enables or disables the TI 3D Sound circuitry, MIX which selects the MONO_OUT source, MS which controls the Microphone Selection mux and LPBK which connects the output of the stereo ADC to the input of the stereo DAC. LPBK provides a mixed-mode analog-digital-analog loopback path between analog inputs and analog outputs. This is an 18 bit digital loopback.

BIT	FUNCTION		
POP	PCM Out Path:	*0 =	3D allowed
	PGW Out Patri.	1 =	3D bypassed
3D	TI 3D Sound:	*0 =	off
	11 3D Sound.	1 =	on
MIX	Mana autaut aalaati	*0 =	Mix
	Mono output select:	1 =	Mic
MS	Mia Calasti	*0 =	MIC1
	Mic Select:	1 =	MIC2
LPBK	ADC/DAC Learnhards	*0 =	No Loopback
	ADC/DAC Loopback:	1 =	Loopback
Default: 0000h			

8.6.12 3D Control Register (22h)

This read-only (0101h) register indicates, in accordance with the AC '97 Rev 2.1 Specification, the fixed depth and center characteristics of the TI 3D Sound stereo enhancement.

8.6.13 Power-Down Control / Status Register (26h)

This read/write register is used both to monitor subsystem readiness and also to program the LM4550B power-down states. The 4 LSBs indicate status and the 8 MSBs control power down.

The 4 LSBs of this register indicate the status of the 4 audio subsections of the codec: Reference voltage, Analog mixers and amplifiers, DAC section, ADC section. When the Codec Ready indicator bit in the AC Link Input Frame (SDATA_IN: slot 0, bit 15) is a 1, it indicates that the AC Link and AC '97 registers are in a fully operational state and that control and status information can be transferred. It does not indicate that the codec is ready to send or receive audio PCM data or to pass signals through the analog I/O and mixers. To determine that readiness, the Controller must check that the 4 LSBs of this register are set to "1" indicating that the appropriate audio subsections are ready.

The power-down bits PR0 – PR6 control internal subsections of the codec. They are implemented in compliance with AC '97 Rev 2.1 to support the standard device power management states D0 – D3 as defined in the ACPI and PCI Bus Power Management specification.



PR0 controls the power-down state of the ADC and associated sampling rate conversion circuitry. PR1 controls power down for the DAC and the DAC sampling rate conversion circuitry. PR2 powers down the mixer circuits (MIX1, MIX2, TI 3D Sound, Mono Out, Line Out). PR3 powers down V_{REF} in addition to all the same mixer circuits as PR2. PR4 powers down the AC Link digital interface – see Figure 23 for signal power-down timing. PR5 disables internal clocks. PR6 powers down the Headphone amplifier. EAPD controls the External Amplifier Power-Down bit.

BIT#	BIT	FUNCTION: STATUS	
0	ADC	1 =	ADC section ready to transmit data
1	DAC	1 =	DAC section ready to accept data
2	ANL	1 =	Analog mixers ready
3	REF	1 =	V _{REF} is up to nominal level

BIT#	BIT	FUNCTION: POWER DOWN		
8	PR0	1 =	Power-down ADCs and Record Select Mux	
9	PR1	1 =	Power-down DACs	
10	PR2	1 =	Power-down Analog Mixer (V _{REF} still on)	
11	PR3	1 =	Power-down Analog Mixer (V _{REF} off)	
12	PR4	1 =	Power-down AC Link digital interface (BIT_CLK off)	
13	PR5	1 =	Disable Internal Clock	
14	PR6	1 =	Power-down Headphone Amplifier	
45 5400	EAPD	External Amplifier Power Down		
15	EAPU	*0 =	Set EAPD Pin to 0 (pin 47)	
Default:000Fh if ready; otherwise 000Xh				

8.6.14 Extended Audio Id Register (28h)

This read-only (X201h) register identifies which AC '97 Extended Audio features are supported. The LM4550B features AMAP (Slot/DAC mappings based on Codec Identity), VRA (Variable Rate Audio) and ID1, ID0, the Codec Identity bits used to support multi-codec systems. AMAP is indicated by a 1 in bit 9, VRA is indicated by a 1 in bit 0. The two MSBs, ID1 and ID0, show the current Codec Identity as defined by the Identity pins ID1#, ID0#. The external logic connections to ID1#, ID0# (pins 46 and 45) are inverse in polarity to the value of the Codec Identity (ID1, ID0) held in bits D15, D14. The AMAP Slot/DAC mappings are given in Table 1 in the Multiple Codec section. Codec mode selections are shown in the table below.

PIN 46 (ID1#)	PIN 45 (ID0#)	D15,28h (ID1)	D14,28h (ID0)	CODEC IDENTITY MODE
NC/DV _{DD}	NC/DV _{DD}	0	0	Primary
NC/DV _{DD}	GND	0	1	Secondary 1
GND	NC/DV _{DD}	1	0	Secondary 2
GND	GND	1	1	Secondary 3

8.6.15 Extended Audio Status/control Register (2Ah)

This read/write register provides status and control of the variable sample rate capabilities in the LM4550B. Setting the LSB of this register to 1 enables Variable Rate Audio (VRA) mode and allows DAC and ADC sample rates to be programmed through registers 2Ch and 32h respectively.

BIT	FUNCTION		
VRA	*0 =	VRA off (Frame-rate sampling)	
	1 =	VRA on	
Default: 0000h			



8.6.16 Sample Rate Control Registers (2Ch, 32h)

These read/write registers are used to set the sample rate for the left and right channels of the DAC (PCM DAC Rate, 2Ch) and the ADC (PCM ADC Rate, 32h). When Variable Rate Audio is enabled through bit 0 of the Extended Audio Control/Status register (2Ah), the sample rates can be programmed, in 1 Hz increments, to be any value from 4 kHz to 48 kHz. The value required is the hexadecimal representation of the desired sample rate, that is, $8000_{10} = 1F40h$. Below is a list of the most common sample rates and the corresponding register (hex) values.

 SR15:SR0
 SAMPLE RATE (Hz)

 1F40h
 8000

 2B11h
 11025

 3E80h
 16000

 5622h
 22050

 AC44h
 44100

 *BB80h
 *48000

Table 14. Common Sample Rates

8.6.17 Chain-in Control Register (74h)

This read/write register is only needed when using the Chain In feature. This feature goes beyond the AC '97 specification and is not required for standard AC Link operation. The two LSBs of this register default to the Codec Identity (ID1, ID0) after reset. This default state corresponds to standard AC Link operation where the output of codec pin 8 (SDATA_IN) carries the AC Link Input Frames back to the controller from the codec.

If the two LSBs differ from the Codec Identity (register 28h describes the Codec Identity), then the signal present at CIN (pin 48) is switched through to the SDATA_IN (pin 8) output. In this fashion, Secondary codecs can be chained together by connecting one codec's SDATA_IN pin to the next codec's CIN pin. This has the end result of only requiring a single SDATA_IN pin at the controller rather than the standard one SDATA_IN pin per codec. Note, however, that the chained codecs time-share the bandwidth of the SDATA_IN signal under allocation from the controller.

The first codec in the chain (nearest the controller) will have access to the full bandwidth of SDATA_IN following a system reset (Cold Reset for each codec). To access any other codec in the chain, the controller must write a suitable value (that is, the Identity of the target codec) to the Chain-In Control register (74h) of each intervening codec in the chain.

The last codec in the serial chain (furthest from the controller) should have its CIN pin connected to digital ground. When writing software drivers, take care to avoid any problems that could occur when this last codec in the chain is set to pass a CIN signal when there is none to pass. Different controllers may handle an input of all 0s differently and leaving the CIN pin floating should definitely be avoided.

BIT#	FUNCTION		
1,0	*(bit1,bit0) =	(ID1,ID0): Chain-In off	
	(bit1,bit0) ≠	(ID1,ID0): Chain-In on	

8.6.18 Vendor ID Registers (7Ch, 7Eh)

These two read-only (4E53h, 4350h) registers contain TI's Vendor ID and TI's LM45xx codec version designation. The first 24 bits (4Eh, 53h, 43h) represent the three ASCII characters that are the TI Vendor ID for Microsoft's Plug and Play. The last 8 bits are the two binary coded decimal characters, 5, 0 and identify the codec to be an LM4550 family part.

8.6.19 Reserved Registers

Do not write to reserved registers. In particular, do not write to registers 24h, 5Ah and 7Ah. All registers not listed in the LM4550B Register Map are reserved. Reserved registers will return 0000h if read.



8.6.20 Low Power Modes

The LM4550B provides 7 bits to control the power-down state of internal analog and digital subsections and clocks. It also provides one bit intended to control an external analog power amplifier. These 8 bits (PR0 – PR6, EAPD) are the 8 MSBs of the Power-Down Control/Status register, 26h. The status of the four main analog subsections is given by the 4 LSBs in the same register, 26h.

The power-down bits are implemented in compliance with AC '97 Rev 2.1 to support the standard device power management states D0 – D3 as defined in the ACPI and PCI Bus Power Management specification.

PR0 controls the power-down state of the ADC and associated sampling rate conversion circuitry. PR1 controls power down for the DAC and the DAC sampling rate conversion circuitry. PR2 powers down the mixer circuits (MIX1, MIX2, TI 3D Sound, Mono Out, Line Out). PR3 powers down V_{REF} in addition to all the same mixer circuits as PR2. PR4 powers down the AC Link Digital Interface – see Figure 23 for signal power-down timing. PR5 disables internal clocks but leaves the crystal oscillator and BIT_CLK running (needed for minimum Primary mode power-down dissipation in multi-codec systems). PR6 powers down the Headphone amplifier. EAPD controls the External Amplifier Power-Down pin (pin 47).

After a subsection has undergone a power-down cycle, the appropriate status bit(s) in the Power-down Control/Status register (26h) must be polled to confirm readiness. In particular the startup time of the V_{REF} circuitry depends on the value of the decoupling capacitors on pin 27 (3.3 μF , 0.1 μF in parallel is recommended).

When the AC Link Digital Interface is powered down the codec output signals SDATA_IN and BIT_CLK (Primary mode) are cleared to zero and no control data can be passed between controller and codec(s). This power-down state can be cleared in two ways: Cold Reset (RESET# = 0) or Warm Reset (SYNC = 1, no BIT_CLK). Cold Reset sets all registers back to their default values (including clearing PR4) whereas Warm Reset only clears the PR4 bit and restarts the AC Link Digital Interface leaving all register contents otherwise unaffected. For Warm Reset (see Timing Diagrams), the SYNC input is used asynchronously. The LM4550B codec allows the AC Link digital interface power-down state to be cleared immediately so that its duration can essentially be as short as T_{SH} , the Warm Reset pulse width. However for conformance with AC '97 Rev 2.1, Warm Reset should not be applied within 4 frame times of power down, that is, the AC Link power-down state should be allowed to last at least 82.8 μ s.




Figure 23. AC Link Power-Down Timing



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM4550B is an audio codec used for PC systems. It is typically used in systems which are fully PC99 compliant and performs analog functions of the AC '97 Rev 2.1 architecture.

9.1.1 Improving System Performance

The audio codec is capable of dynamic range performance in excess of 90 dB., but the user must pay careful attention to several factors to achieve this. A primary consideration is keeping analog and digital grounds separate, and connecting them together in only one place. Some designers show the connection as a $0-\Omega$ resistor, which allows naming the nets separately. Although it is possible to use a two layer board, TI recommends that a minimum of four layers be used, with the two inside layers being analog ground and digital ground. If EMI is a system consideration, then as many as eight layers have been successfully used. The 12 and 25 MHz. clocks can have significant harmonic content depending on the rise and fall times. Bypass capacitors should be very close to the package. The analog VDD pins should be supplied from a separate regulator to reduce noise. By operating the digital portion on 3.3 V. instead of 5 V. an additional 0.5-0.7 dB improvement can be obtained.

The bandgap reference and the anti-pop slow turnon circuit were improved in the LM4550B. A pullup resistor is not required on V_{REF} , pin 27. For an existing design, the 10-k Ω resistor can be left on the PCB, but the temperature coefficient will improve with no resistor on this pin. In addition, the THD will improve by 0.2–0.5 dB. The external capacitor is charged by an internal current source, ramping the voltage slowly. This results in slow turnon of the audio stages, eliminating "pops and clicks". Thus, turnon performance is also improved. The pullup resistor, in conjunction with the internal impedance and the external capacitor, form a frequency dependent divider from the analog supply. Noise on the analog supply will be coupled into the audio path, with approximately 30 dB. of attenuation. Although this is not a large amount if the noise on the supply is tens of millivolts, it will prevent SNR from exceeding 80 dB.

In Figure 24 and Figure 25, the input coupling capacitors are shown as 1- μ F capacitors. This is only necessary for extending the response down to 20 Hz. for music applications. For telematics or voice applications, the lower 3 dB. point can be much higher. Using a specified input resistance of 10 k Ω , (40 k Ω typical), a 0.1- μ F capacitor may be used. The lower 3 dB point will still be less than 300 Hz. By using a smaller capacitor, the package size may be reduced, leading to a lower system cost.

9.1.2 Backwards Compatibility

The LM4550B is improved compared with the LM4550. If it is required to build a board that will use either part, a 10 k Ω resistor must be added from the V_{REF} pin (pin 27) to AV_{DD} for the LM4550. It is not required for the LM4550B. Addition of this resistor will slightly increase the temperature coefficient of the internal bandgap reference and slightly decrease the THD performance, but overall performance will still be better than the LM4550.

The LM4550 requires that pins 1 and 9 (DV_{DD}) connect directly to a 27 nH. inductor before going to the 3.3 Volt digital supply and the bypass capacitors. The inductor is not required for the LM4550B and should not be used.



9.2 Typical Application




Figure 24. System Example

9.2.1 Design Requirements

- Single codec output
- 1-Vrms input

Submit Documentation Feedback



Typical Application (continued)

9.2.2 Detailed Design Procedure

For all analog inputs a $1.0-\mu F$ capacitor should be tied to the input for proper decoupling. If the pin is unused then a $1.0-\mu F$ capacitor should be used and tied to ground.

For analog input pins, a proper lowpass filter will be needed to filter out any high frequencies depending on the application. See Figure 25.

Digital and analog voltage supplies should have proper decoupling capacitors that cover low and high frequency spikes. In our application we chose to go with 1.0-µF and 0.1-µF capacitors.

9.3 System Examples




Figure 25. LM4550B Reference Design, Typical Application, Single Codec, 1 Vrms and 2 Vrms inputs, EMC output filters

Product Folder Links: LM4550B



10 Power Supply Recommendations

The LM4550B is designed to operate from a digital supply range between 3.0 V and 5.5 V. Analog supply range is between 4.2 V and 5.5 V.

Connecting to 1-µF and 0.1-µF decoupling capacitors in series on both the analog and digital supply pins is recommended.

In typical applications 3.3 V or 5 V is used for the digital supply and 5 V is used for the analog supply.

11 Layout

11.1 Layout Guidelines

- The LM4550B must be initialized by using RESET# to perform a Power On Reset as shown in the Power On Reset Timing Diagram
- Don't leave unused Analog inputs floating. Tie all unused inputs together and connect to Analog Ground through a capacitor (for example, 0.1 μF)
- Do not leave CD_GND floating when using the CD stereo input. CD_GND is the AC signal reference for the CD channels and should be connected to the CD source ground (Analog Ground may also be acceptable) through a 1-μF capacitor
- If using a non-standard AC Link controller take care to keep the SYNC and SDATA_OUT signals low during Cold Reset to avoid accidentally activating the ATE or Vendor test modes
- The PC_Beep input should be explicitly muted if not used because it defaults to 0-dB gain on reset, unlike the
 mute default of the other analog inputs

Product Folder Links: LM4550B



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LM4550B

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM4550BVH	NRND	Production	LQFP (PT) 48	250 JEDEC TRAY (10+1)	No	SNPB	Level-3-260C-168 HR	-40 to 85	LM4550 BVH
LM4550BVH.A	NRND	Production	LQFP (PT) 48	250 JEDEC TRAY (10+1)	No	SNPB	Level-3-260C-168 HR	-40 to 85	LM4550 BVH
LM4550BVH/NOPB	Active	Production	LQFP (PT) 48	250 JEDEC TRAY (10+1)	Yes	SN	Level-3-260C-168 HR	-40 to 85	LM4550 BVH
LM4550BVH/NOPB.A	Active	Production	LQFP (PT) 48	250 JEDEC TRAY (10+1)	Yes	SN	Level-3-260C-168 HR	-40 to 85	LM4550 BVH
LM4550BVHX/NOPB	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LM4550 BVH
LM4550BVHX/NOPB.A	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LM4550 BVH

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4550BVHX/NOPB	LQFP	PT	48	1000	330.0	16.4	9.3	9.3	2.2	12.0	16.0	Q2

www.ti.com 23-May-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	LM4550BVHX/NOPB	LQFP	PT	48	1000	356.0	356.0	36.0	



www.ti.com 23-May-2025

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
LM4550BVH	PT	LQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
LM4550BVH	PT	LQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
LM4550BVH.A	PT	LQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
LM4550BVH.A	PT	LQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
LM4550BVH/NOPB	PT	LQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
LM4550BVH/NOPB.A	PT	LQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25



LOW PROFILE QUAD FLATPACK




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MS-026.
 This may also be a thermally enhanced plastic package with leads conected to the die pads.



LOW PROFILE QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



LOW PROFILE QUAD FLATPACK



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025