# LMH6586 32x16 Video Crosspoint Switch 

Check for Samples: LMH6586

## FEATURES

- 32 Inputs and 16 Outputs
- AC-Coupled Inputs with Integrated DC Restore Clamp
- Individually Addressable Outputs
- Pin-Selectable Output Buffer Gain (1 V/V or 2 V/V)
- -3 dB Bandwidth $=66 \mathrm{MHz}$
- $D G=0.05 \%, D P=0.05^{\circ} @ R_{L}=150 \Omega, A_{V}=2 V / V$
- -70 dB Off-Isolation @ $6 \mathbf{M H z}$
- Individual Input and Output Shutdown Modes
- Device Power Down Mode
- Video Detection with Programmable Threshold (8 Levels)
- Sync Detection with Pin-Configurable Threshold
- 100 kHz I²C Interface with 2-Bit Configurable Slave Address
- Single 5V Supply Operation
- Extra Video Output (VOUT_16) for External Video Sync Separator


## APPLICATIONS

- CCTV Security and Surveillance Systems
- Analog Video Routing


## DESCRIPTION

The LMH6586 is a non-blocking analog video crosspoint switch designed for routing standard NTSC or PAL composite video signals. The nonblocking architecture allows any of the 32 inputs to be connected to any of the 16 outputs, including any input that is already connected. Each input has an integrated DC restore clamp for biasing of the ACcoupled video signal. The output buffers have a common selectable gain setting of 1 X or 2 X and can drive loads of $150 \Omega$.

The LMH6586 features two types of input signal detection for convenient monitoring of activity on any input channel. Video detection can be configured to indicate when either "presence of video" or "loss of video" is detected across the video threshold level controlled by a programmable register. Additionally, sync detection can be configured to indicate when "loss of sync" is detected across the sync threshold level controlled by a DC voltage input.

The switch configuration and other parameters are programmable via the $I^{2} C$ bus interface. The slave device address is configurable via two external pins allowing up to four LMH6586 devices, each with a unique address, on a common $\mathrm{I}^{2} \mathrm{C}$ bus. This helps facilitate expansion of the crosspoint matrix array size (e.g. 64 x 16). The LMH6586 operates from a common single 5 V supply for its analog sections as well as its control logic and $I^{2} C$ interface. The LMH6586 is offered in a space-saving 80-pin TQFP.

[^0]
## Application Diagram



## Functional Diagram



INTERNAL BLOCK DIAGRAM


Figure 1. Functional Diagram

## Connection Diagram



## PIN DESCRIPTIONS

| Pin \# | Pin Name | Pin Description |
| :---: | :---: | :---: |
| 1 | VIN_31 | VIDEO INPUT 31 |
| 2 | VIN_30 | VIDEO INPUT 30 |
| 3 | VIN_29 | VIDEO INPUT 29 |
| 4 | VIN_28 | VIDEO INPUT 28 |
| 5 | VIN_27 | VIDEO INPUT 27 |
| 6 | VIN-26 | VIDEO INPUT 26 |
| 7 | VIN_25 | VIDEO INPUT 25 |
| 8 | VIN_24 | VIDEO INPUT 24 |
| 9 | VDD | VDD (connect to 5V supply) |
| 10 | GND | GND |
| 11 | VIN_23 | VIDEO INPUT 23 |
| 12 | VIN_22 | VIDEO INPUT 22 |
| 13 | VIN_21 | VIDEO INPUT 21 |
| 14 | VIN_20 | VIDEO INPUT 20 |
| 15 | VIN_19 | VIDEO INPUT 19 |
| 16 | VIN_18 | VIDEO INPUT 18 |
| 17 | VIN_17 | VIDEO INPUT 17 |
| 18 | VIN_16 | VIDEO INPUT 16 |
| 19 | VDD | VDD (connect to 5V supply) |
| 20 | GND | GND |
| 21 | VBIAS 1 | VBIAS 1 (connect to external $0.1 \mu \mathrm{~F}$ capacitor) |
| 22 | VOUT_16 | VIDEO OUTPUT 16 |
| 23 | VOUT_15 | VIDEO OUTPUT 15 |
| 24 | VOUT_14 | VIDEO OUTPUT 14 |
| 25 | VOUT_13 | VIDEO OUTPUT 13 |
| 26 | VOUT_12 | VIDEO OUTPUT 12 |
| 27 | VOUT_11 | VIDEO OUTPUT 11 |
| 28 | VOUT_10 | VIDEO OUTPUT 10 |
| 29 | VOUT_9 | VIDEO OUTPUT 9 |
| 30 | VOUT_8 | VIDEO OUTPUT 8 |
| 31 | GND | GND |
| 32 | VDD | VDD (connect to 5V supply) |
| 33 | VOUT_7 | VIDEO OUTPUT 7 |
| 34 | VOUT_6 | VIDEO OUTPUT 6 |
| 35 | VOUT_5 | VIDEO OUTPUT 5 |
| 36 | VOUT_4 | VIDEO OUTPUT 4 |
| 37 | VOUT_3 | VIDEO OUTPUT 3 |
| 38 | VOUT_2 | VIDEO OUTPUT 2 |
| 39 | VOUT_1 | VIDEO OUTPUT 1 |
| 40 | VOUT_0 | VIDEO OUTPUT 0 |
| 41 | GND | GND |
| 42 | VDD | VDD (connect to 5V supply) |
| 43 | VIN_0 | VIDEO INPUT 0 |
| 44 | VIN_1 | VIDEO INPUT 1 |
| 45 | VIN_2 | VIDEO INPUT 2 |
| 46 | VIN_3 | VIDEO INPUT 3 |
| 47 | VIN_4 | VIDEO INPUT 4 |

PIN DESCRIPTIONS (continued)

| Pin \# | Pin Name | Pin Description |
| :---: | :---: | :---: |
| 48 | VIN_5 | VIDEO INPUT 5 |
| 49 | VIN_6 | VIDEO INPUT 6 |
| 50 | VIN_7 | VIDEO INPUT 7 |
| 51 | GND | GND |
| 52 | VDD | VDD (connect to 5V supply) |
| 53 | VIN_8 | VIDEO INPUT 8 |
| 54 | VIN_9 | VIDEO INPUT 9 |
| 55 | VIN_10 | VIDEO INPUT 10 |
| 56 | VIN_11 | VIDEO INPUT 11 |
| 57 | VIN_12 | VIDEO INPUT 12 |
| 58 | VIN_13 | VIDEO INPUT 13 |
| 59 | VIN_14 | VIDEO INPUT 14 |
| 60 | VIN_15 | VIDEO INPUT 15 |
| 61 | GAIN | GAIN SELECT INPUT (set low for 1X gain, or set high for 2X gain) |
| 62 | VDD | VDD (connect to 5V supply) |
| 63 | GND | GND |
| 64 | VBIAS 2 | VBIAS 2 (connect to external $0.1 \mu \mathrm{~F}$ capacitor) |
| 65 | VREF_SYNC | SYNC DETECTION THRESHOLD VOLTAGE INPUT (bias to $350 \mathrm{mV} \mathrm{V}_{\text {c }}$, recommended) |
| 66 | VREF_CLAMP | DC RESTORE CLAMP VOLTAGE INPUT (bias to $300 \mathrm{mV} \mathrm{V}_{\text {c }}$, recommended) |
| 67 | R_EXT | R_EXT BIAS RESISTOR (connect to external $10 \mathrm{k} \Omega 1 \%$ resistor) |
| 68 | GND | GND |
| 69 | VDD | VDD (connect to 5V supply) |
| 70 | PWDN | POWER DOWN INPUT (set low for normal operation, set high to power down all video I/O blocks and $\mathrm{I}^{2} \mathrm{C}$ interface) |
| 71 | ADDR [0] | $1^{2} C$ SLAVE ADDRESS BIT 0 INPUT (set low for bit0 $=0$, or set low for bit0 $=1$ ) |
| 72 | ADDR [1] | $1^{2} \mathrm{C}$ SLAVE ADDRESS BIT 1 INPUT (set low for bit1 = 0 , or set low for bit1 = 1 ) |
| 73 | SDA | $1^{2} \mathrm{C}$ DATA IN/OUT (requires external pull-up resistor to DVDD supply) |
| 74 | SCL | $1^{2} \mathrm{C}$ CLOCK INPUT (requires external pull-up resistor to DVDD supply) |
| 75 | FLAG | DETECTION FLAG OUTPUT (active high) |
| 76 | DVDD | DIGITAL VDD (connect to 5V supply) |
| 77 | DVSS | DIGITAL GND |
| 78 | GND | GND |
| 79 | VDD | VDD (connect to 5V supply) |
| 80 | RESET | RESET INPUT (set low for normal operation, set high to reset device registers to default settings) |

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ${ }^{(1)(2)}$

| ESD Tolerance ${ }^{(3)}$ | Human Body Model |  |
| :--- | :--- | :---: |
|  | Machine Model |  |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | 2500 V |  |
| Video Input Voltage Range, $\mathrm{V}_{\mathrm{IN}}$ | 250 V |  |
| Storage Temperature Range | 5 V |  |
| Lead Temperature (Soldering, 10 sec$)$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |  |
| Junction Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
(3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Operating Ratings ${ }^{(1)(2)}$

| Supply Voltage $\left(V_{D D}\right)$ | $5 \mathrm{~V} \pm 10 \%$ |
| :--- | ---: |
| Ambient Temperature Range | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | $25^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
(2) The maximum power dissipation is a function of $T_{J(M A X)}$ and $\theta_{J A}$. The maximum allowable power dissipation at any ambient temperature is $P_{D}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$. All numbers apply for packages soldered directly onto a PC Board.

## Electrical Characteristics ${ }^{(1)}$

Unless otherwise specified, all limits ensured for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=10 \mathrm{k} \Omega 1 \%$, VREF_CLAMP $=300 \mathrm{mV}, R_{\mathrm{L}}=$ $150 \Omega, C_{L}=12 \mathrm{pF}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Specifications |  |  |  |  |  |  |
| $V_{\text {DD }}$ | Operating Supply Voltage |  | 4.5 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | No Load, $A_{V}=1 \mathrm{~V} / \mathrm{V}$ |  | 300 | 360 | mA |
|  | Power Save Supply Current | No Load, $A_{V}=1 \mathrm{~V} / \mathrm{V}, \mathrm{SCL}=\mathrm{SDA}=$ PWDN= DVDD |  | 1.5 |  | mA |
| $A_{V}$ | Gain | 2x Gain Buffer | 1.92 | 2.00 | 2.07 | V/V |
|  |  | 1x Gain Buffer | 0.95 | 0.99 | 1.03 |  |
| $\triangle \mathrm{A}_{\mathrm{V} \text { _CH-CH }}$ | Gain Matching (Ch to Ch) | $\mathrm{A}_{\mathrm{V}}=1 \mathrm{~V} / \mathrm{V}$ |  | 1.2 | 3 | \% |
| $\mathrm{V}_{\text {OS }}$ | Output Offset Voltage | $A_{V}=1 \mathrm{~V} / \mathrm{V}$, No Load (referenced to DC restored input) |  | 60 |  | mV |
| $V_{\text {DET_LSB }}$ | Video Detection Threshold LSB |  | 85 | 95 | 105 | mV |
| $\mathrm{V}_{\text {DET }}$ | Video Detection Threshold Offset | Video detection threshold offset measured above sync tip level of DC restored input |  | $\pm 50$ |  | mV |
| AC Specifications |  |  |  |  |  |  |
| $\mathrm{BW}_{\text {SS }}$ | Small Signal Bandwidth (-3 dB) | $\mathrm{V}_{\text {OUT }}=20 \mathrm{mV}$ PP |  | 66 |  | MHz |
| BW ${ }_{\text {LS }}$ | Large Signal Bandwidth (-3 dB) | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}_{\mathrm{PP}}$ |  | 29 |  | MHz |
| $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | Rise/Fall Time | $10 \%$ to $90 \%$, $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}$ |  | 35 |  | ns |
| tp | Propagation Delay | $50 \%$ to $50 \%$, $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}$ |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{pCh}-\mathrm{Ch}}$ | Ch-Ch Propagation Delay | $50 \%$ to $50 \%$, $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}$ |  | 5 |  | ns |

(1) All voltages are measured with respect to GND, unless otherwise specified.

## Electrical Characteristics ${ }^{(1)}$ (continued)

Unless otherwise specified, all limits ensured for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{ExT}}=10 \mathrm{k} \Omega 1 \%$, VREF_CLAMP $=300 \mathrm{mV}, R_{L}=$ $150 \Omega, C_{L}=12 \mathrm{pF}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CT | Adjacent CH Crosstalk | $\mathrm{f}=6 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=2 \mathrm{~V} / \mathrm{V}$ |  | -58 |  | dB |
| Off Iso | Input-Output Off-Isolation | $\mathrm{f}=6 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=2 \mathrm{~V} / \mathrm{V}$ |  | -70 |  | dB |
| DG | Differential Gain Error for NTSC | $\mathrm{A}_{\mathrm{V}}=2 \mathrm{~V} / \mathrm{V}, 3.5 \mathrm{MHz}$ |  | 0.05 |  | \% |
| DP | Differential Phase Error for NTSC | $\mathrm{A}_{\mathrm{V}}=2 \mathrm{~V} / \mathrm{V}, 3.5 \mathrm{MHz}$ |  | 0.05 |  | deg |
| $I^{2} \mathrm{C}$ Interface and Digital Pin Logic Levels |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Input Voltage |  |  |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Input Voltage |  | 3.3 |  |  | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Low Output Voltage | $\mathrm{IOL}=3 \mathrm{~mA}$ |  | 0.5 |  | V |



Figure 2. Logic Diagram

## Typical Performance Characteristics

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $\mathrm{mV}_{\mathrm{PP}}$, Medium Signal Input Signal $=200 \mathrm{mV}$ PP , Large Signal Input Signal $=750 \mathrm{mV}_{\mathrm{PP}}$


Figure 3.


Figure 5.


Figure 7.

Small Signal Bandwidth


Figure 4.


Figure 6.


Figure 8.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 V, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{P P}$, Medium Signal Input Signal $=200 \mathrm{mV}$ Pp , Large Signal Input Signal $=750 \mathrm{mV}$ PP


Figure 9.


Figure 11.


Figure 13.


Figure 10.


Figure 12.


Figure 14.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{P P}$, Medium Signal Input Signal $=200 \mathrm{mV}_{\mathrm{PP}}$, Large Signal Input Signal $=750 \mathrm{mV}$ PP


Figure 15.


Figure 17.


Figure 19.


Figure 16.


Figure 18.


Figure 20.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{P P}$, Medium Signal Input Signal $=200 \mathrm{mV}$ PP , Large Signal Input Signal $=750 \mathrm{mV}$ PP


Figure 21.

$25 \mathrm{~ns} /$ DIV
Figure 23.


Figure 25.

Figure 22.


Figure 24.
Small Signal Pulse Response with Capacitive Load


25 ns/DIV
Figure 26.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 V, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{P P}$, Medium Signal Input Signal $=200 \mathrm{mV}_{\mathrm{PP}}$, Large Signal Input Signal $=750 \mathrm{mV}_{\mathrm{PP}}$

Small Signal Pulse Response with Capacitive Load


Figure 27.


25 ns/DIV
Figure 29.
Medium Signal Pulse Response

$25 \mathrm{~ns} /$ DIV
Figure 31.


25 ns/DIV
Figure 28.


Figure 30.
Medium Signal Pulse Response with Capacitive Load


25 ns/DIV
Figure 32.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{P P}$, Medium Signal Input Signal $=200 \mathrm{mV}$ PP , Large Signal Input Signal $=750 \mathrm{mV}$ PP

Medium Signal Pulse Response with Capacitive Load

$25 \mathrm{~ns} /$ DIV
Figure 33.


Figure 35.


Figure 37.


25 ns/DIV
Figure 34.


25 ns/DIV
Figure 36.
Large Signal Pulse Response with Capacitive Load

$25 \mathrm{~ns} /$ DIV
Figure 38.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 V, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{P P}$, Medium Signal Input Signal $=200 \mathrm{mV}_{\text {PP }}$, Large Signal Input Signal $=750 \mathrm{mV}$ PP


Figure 39.

0.6 V Output Level $=0$ IRE
1.3 V Output Level $=100$ IRE

Figure 41.

0.6V Output Level $=0$ IRE 1.3V Output Level $=100$ IRE

Figure 43.

0.6V Output Level $=0$ IRE
1.3V Output Level $=100$ IRE

Figure 40.

0.6V Output Level $=0$ IRE
1.3 V Output Level $=100$ IRE

Figure 42.

0.6 V Output Level $=0$ IRE
1.3 V Output Level $=100$ IRE

Figure 44.

## Typical Performance Characteristics (continued)

Unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, R_{E X T}=10 \mathrm{k} \Omega 1 \%, R_{L}=150 \Omega, C_{L}=12 \mathrm{pF}$. Small Signal Input Signal $=20$ $m V_{\text {PP }}$, Medium Signal Input Signal $=200 \mathrm{mV}_{\text {PP }}$, Large Signal Input Signal $=750 \mathrm{mV}_{\mathrm{PP}}$

0.6 V Output Level $=0$ IRE 1.3V Output Level = 100 IRE

Figure 45.

0.6V Output Level $=0$ IRE
1.3V Output Level $=100$ IRE

Figure 47.

0.6 V Output Level $=0$ IRE
1.3V Output Level = 100 IRE

Figure 46.


Figure 48.


Figure 49.

## APPLICATION INFORMATION

## FUNCTIONAL OVERVIEW

The LMH6586 is a non-blocking, analog video crosspoint switch with 32 input channels and 16 output channels. The inputs have integrated DC restore clamp circuits for biasing the AC-coupled video inputs. The fully buffered outputs have selectable gain and can drive one back-terminated video load (150 ). The LMH6586 includes an extra output (VOUT_16) with 1X fixed gain that can be used to feed any input's video signal to an external video sync separator, such as the LMH1980 or LMH1981.
Each input and each output can be individually placed in shutdown mode by programming the input shutdown and output shutdown registers, respectively. Additionally, the PWDN pin (pin 70) can be set high to enable Power Down mode, which shuts down all input and output video channels while preserving all register settings.
The LMH6586 also features both video detection and sync detection functions on each input channel. Additional flexibility is provided by user-defined threshold levels for both video and sync detection features. The status of both detection schemes can be read from the video and sync detection status registers. Additionally, the FLAG output (pin 75) can be used to indicate if video detection or sync detection is triggered on any combination of input channels and detection types enabled by the user.

## OUTPUT BUFFER GAIN

The LMH6586 has an output buffer with a selectable gain of 1X or 2X. When the GAIN_SEL input (pin 61) is set low, output channels $0-15$ will have a gain of 1 X . When it is set high, they will have a gain of 2 X . Regardless of the gain select setting, output channel 16 has 1 X fixed gain since the output is intended to drive an optional external sync separator through a $0.1 \mu \mathrm{~F}$ capacitor and no load termination.

## VIDEO DETECTION

This type of detection can be configured to indicate when an input's video signal is detected above the threshold level ("presence of video" ) or below the threshold level ("loss of video"). The video threshold voltage level is common to all 32 input channels and is selectable by programming register 0x1D. As shown in Table 1, the three LSBs (bits 2:0) of this register can be used to set the threshold level in 95 mV steps (typical) above to the sync tip level of the DC-restored input. Additionally, to prevent undesired triggering on high-frequency picture content, such as on-screen display (OSD) or text, the detection circuit actually analyzes a low-pass-filtered version of the video signal. The first-order RC filter is included on-chip and has a corner frequency of about 1 kHz .

Registers $0 \times 04$ to $0 \times 07$ (read-only) contain the video detection status bits for all 32 input channels. Any input (m) has a video detection status bit (VD_m) that can flag high when either loss of video or presence of video is detected, depending on the respective invert control bit. Registers $0 \times 0 \mathrm{C}$ to $0 \times 0 \mathrm{~F}$ contain the video detection invert control bits for all input channels. When the invert bit (VD_INV_m) is set to 0 (default setting), the respective status bit (VD_m) will flag high when loss of video is detected on the input; otherwise, when the invert bit is set to 1 , the status bit will flag high when presence of video is detected.

Table 1. Video Detect Threshold Voltage ${ }^{(1)}$

| Register <br> Ox1D [2:0] |  |  | Threshold level above the <br> sync tip level |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 491 mV |
| 0 | 0 | 1 | 587 mV |
| 0 | 1 | 0 | 683 mV |
| 0 | 1 | 1 | 778 mV |
| 1 | 0 | 0 | 873 mV |
| 1 | 0 | 1 | 968 mV |
| 1 | 1 | 0 | 1062 mV |
| 1 | 1 | 1 | 1156 mV |

(1) See Video Detect parameters in Electrical Characteristics

The following example illustrates a practical use of video detection in a real-world system. A bank's ATM surveillance system could consist of a video camera, a LMH6586 crosspoint switch, a video recorder, and control system. When no one is using the ATM, the area being monitored by the camera could have strong backlighting, so the camera would output a normally high video level. When a person approaches the area, most of the backlighting would be blocked by the person and cause a measurable decrease in the video level. This change in camera's video level could be detected by the LMH6586, which could then flag the security system to begin recording of the activity. Once the person leaves the area, the LMH6586 could clear the flag.

## SYNC DETECTION

The LMH6586 also features a sync detection circuit that can indicate when an input's negative-going sync pulse is not detected below the threshold level ("loss of sync"). The sync threshold voltage level is common to all 32 input channels and is defined by the bias voltage on the VREF_SYNC input (pin 65), which may be set using a simple voltage divider circuit. The recommended voltage level at the VREF_SYNC pin is 350 mV to ensure proper operation.
Registers $0 \times 00$ to $0 \times 03$ (read-only) contain the sync detection status bits for all 32 input channels. Any input (m) has a sync detection status bit (SD_m) that can flag high when a loss of sync is detected; otherwise, the status bit will be low to indicate presence of sync.

## DETECTION FLAG OUTPUT

The FLAG output (pin 75) can flag high if either video detection or sync detection is triggered based on the userdefined enable settings for the video and sync detection status bits. Any of the input's video detection status bits (VD_m) and sync detection status bits (SD_m) can be logically OR-ed into this single FLAG output pin. Registers $0 \times 10$ to $0 \times 13$ contain the video detection enable bits and registers $0 \times 14$ to $0 \times 17$ contain the sync detection enable bits for all input channels. Any input ( $m$ ) has both a video detection enable bit (VD_EN_m) and a sync detection enable bit (SD_EN_m). When any enable bit is set low, the respective status bit will be excluded from the OR-ing function used to set the FLAG output; otherwise, when the enable bit is set high, the respective status bit will be included in the FLAG output function. Therefore, the FLAG will only logical-OR the status bits of the channel(s) and type(s) of detection that are specifically enabled by the user.

## SWITCH MATRIX

The LMH6586 uses 512 CMOS analog switches to form a $32 \times 16$ crosspoint switch. The LMH6586 is a nonblocking crosspoint switch which means that any one of the 32 inputs can be routed to any of the 16 outputs. The switch can only be configured by programming through the $I^{2} \mathrm{C}$ bus interface.

## DC RESTORATION

Because the LMH6586 uses a single 5V supply and typical composite video signals contain signal components both above and below 0 V (video blanking level), proper input signal biasing is required to ensure the video signal is within the operating range of the amplifier. To simplify the external biasing circuitry, each input of the LMH6586 has a dedicated DC restore clamp circuit to allow AC-coupled input operation using a 0.1 uF coupling capacitor. Please refer to AC COUPLING for details on how the coupling capacitor value was determined.

## AC COUPLING

Each video input uses an integrated DC restore clamp circuit to servo the sync tip of the AC-coupled video input signal to the DC voltage received at the VREF_CLAMP input (pin 66). For proper AC-coupled operation, the LMH6586 requires video signals with negative sync pulses. The VREF_CLAMP level can be set in range of 300 mV to 1.0 V using a voltage divider network. For optimum performance and reduced power consumption, it is recommended to set VREF_CLAMP to 300 mV . Therefore, assuming a video input amplitude of $1 \mathrm{~V}_{\text {Pp }}$, the bottom of the sync tip level would be clamped to 300 mV above ground and the peak white video level would be at 1.3 V .


Figure 50. Input Video Signal Before DC Restore Clamp


Figure 51. Input Video Signal After DC Restore Clamp
The equivalent DC restore clamp circuit is shown below.


Figure 52. Clamp Circuit

Typically the clamp voltage is set to 300 mV . During the sync pulse period, the clamp circuit amplifier sources current and the coupling capacitor will not discharge. However, during the active video period, the clamp amplifier will sink current and cause the coupling capacitor to discharge through the $75 \Omega$ resistor. To limit this discharge to an acceptable value we must choose an appropriate value of the AC coupling capacitor. The value of the AC coupling capacitor can be calculated as follows:
Cap Discharge Time T = Line Period - Sync Period
$\mathrm{T}=63.5 \mu \mathrm{~s}-4.7 \mu \mathrm{~s}$
$\mathrm{T}=58.8 \mu \mathrm{~s}$
Discharge current $\mathrm{I}=1.37 \mu \mathrm{~A}$
Charge $Q=I^{*} T$
$Q=1.37 \mu \mathrm{~A} * 58.8 \mu \mathrm{~s}$
$Q=80.55 p C$
$\mathrm{Q}=\mathrm{C}^{*} \mathrm{~V}$
$\mathrm{C}=\mathrm{Q} / \mathrm{V}$
Typical acceptable voltage drop $\mathrm{V}=0.1 \%$ of 700 mV
$\mathrm{V}=0.7 \mathrm{mV}$
Capacitor Value C $=80.55 \mathrm{pC} / 0.7 \mathrm{mV}$
$\mathrm{C}=0.115 \mu \mathrm{~F}$
Thus the suggested AC coupling capacitor value is $0.1 \mu \mathrm{~F}$. A larger value will reduce line droop at the expense of longer input settling time.

## VIDEO INPUTS AND OUTPUTS

The LMH6586 has 32 inputs which accept standard NTSC or PAL composite video signals. The input video signal should be AC coupled through a $0.1 \mu \mathrm{~F}$ coupling capacitor for proper operation. Each input is buffered before the switch matrix, which provides high input impedance. Input buffering enables any single output to be broadcasted to all 16 outputs at a time without loading of the input source. Each input buffer can be individually shut down using the input shutdown registers. When shutdown the input buffers are high impedance, which reduces power consumption and crosstalk.
The LMH6586 has 16 video outputs each of which is buffered through a programmable 1X or 2X gain output buffer. The outputs are capable of driving $150 \Omega$ loads. When the output gain is set to $1 \mathrm{X}(\mathrm{GAIN}$ SEL $=0$ ), the output signal sync tip is set to the VREF_CLAMP voltage level; otherwise, when the gain is set to $\overline{2} X$ (GAIN_SEL $=1$ ), the output signal sync tip is set to twice the VREF_CLAMP level. Each output can be individually shut down using the output shutdown registers. When shutdown the outputs are high impedance, which reduces power consumption and crosstalk, and also enables multiple outputs to be connected together for expanding the matrix array size. Note that output short circuit protection is not provided, so care must be taken to ensure only one output is active when output channels are tied together in expansion configurations.

## INPUT EXPANSION

The LMH6586 has the capability for creating larger switching matrices. Depending on the number of input and output channels required, the number of devices required can be calculated. To implement a $128 \times 16$ nonblocking matrix arrange the building blocks in a grid. The inputs are connected in parallel while the outputs are wired-or together. When using this configuration care must be taken to ensure that only one of the four outputs is active. The other three outputs should be placed in shutdown mode by using the appropriate shutdown bit in the output shutdown registers. This reduces output loading and the risk of output short circuit conditions, which can lead to device overheating and even damage to the channel or device.
The figure below shows the 128 input x 16 output switching matrix using four LMH6586 devices. To construct larger matrices use the same technique with more devices.
Because the LMH6586 has 2-bit configurable slave address inputs, up to four LMH6586 devices can be connected to a common $I^{2} C$ bus. For more devices additional $I^{2} C$ buses may be required.


Figure 53. $128 \times 16$ Crosspoint Array

## DRIVING CAPACITIVE LOAD

When many outputs are wired together, as in the case of expansion, each output buffer sees the normal load impedance as well as the impedance the other shutdown outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output. Total capacitance is the sum of the capacitance of all the outputs and depends on the size of the matrix. As the size of the matrix increases, the length of the PC board traces also increases, adding more capacitance. The output buffers have been designed to drive more than 30 pF of capacitance while still maintaining a good $A C$ response. If the output capacitance exceeds this amount then the AC response will be degraded. To prevent this, one option is to reduce the number of output wired-or together by using more LMH6586 device. Another option is to put a resistor in series with the output before the capacitive load to limit excessive ringing and oscillations.
A low pass filter is created from the series resistor $(R)$ and parasitic capacitance ( $C$ ) to ground. A single R-C does not affect the performance at video frequencies, however, in large system, there may be many such R-Cs cascaded in series. This may result in high frequency roll-off resulting in "softening of the picture". There are two solutions to improve performance in this case. One way is to design the PC board traces with some inductance between the R and C elements. By routing the traces in a repeating " S " configuration, the traces that are nearest each other will exhibit a mutual inductance increasing the total inductance. This series inductance causes the amplitude response to increase or peak at higher frequencies, offsetting the roll-off from the parasitic capacitance. Another solution is to add a small-value inductor between the $R$ and $C$ elements to add peaking to the frequency response.

## THERMAL MANAGEMENT

The LMH6586 operates on a 5V supply and draws a load current of approximately 300 mA . Thus it dissipates approximately 1.75 W of power. In addition, each equivalent video load (150 ) connected to the outputs should be budgeted 30 mW of power consumption.

The following calculations show the thermal resistance, $\theta_{\mathrm{JA}}$, required, to ensure safe operation and to prevent exceeding the maximum junction temperature, given the maximum power dissipation.
$P_{\text {DMAX }}=\left(\mathrm{T}_{\text {JMAX }}-\mathrm{T}_{\text {AMAX }}\right) / \theta_{\text {JA }}$
where

- $\mathrm{T}_{\text {JMAX }}=$ Maximum junction temperature $=150^{\circ} \mathrm{C}$
- $\mathrm{T}_{\text {Amax }}=$ Maximum ambient temperature $=+85^{\circ} \mathrm{C}$
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$
P_{\text {DMAX }}=V_{S} \times I_{\text {SMAX }}+\sum_{i=1}^{n}\left(V_{S}-V_{\text {OUTi }}\right) \times \frac{V_{\text {OUTi }}}{R_{\text {Li }}}
$$

where

- $\mathrm{V}_{\mathrm{S}}=$ Supply voltage $=5 \mathrm{~V}$
- $I_{\text {SMAX }}=$ Maximum quiescent supply current $=300 \mathrm{~mA}$
- $\mathrm{V}_{\text {OUT }}=$ Maximum output voltage of the application $=2.6 \mathrm{~V}$
- $R_{L}=$ Load resistance tied to ground $=150 \Omega$
- $\mathrm{n}=1$ to 16 channels

Calculating:
$\mathrm{P}_{\mathrm{DMAX}}=2.2656$
The required $\theta_{J A}$ to dissipate $P_{\text {DMAX }}$ is $=\left(T_{J M A X}-T_{\text {AMAX }}\right) / P_{\text {DMAX }}$
The table below shows the $\theta_{\mathrm{JA}}$ values with airflow and different heatsinks.

| LMH6586VS 80-Pin TQFT LMHXPT <br> Analog Video Crosspoint Board | 0 LFPM <br> @ 0.50 watt | 0 LFPM <br> @ 1.0 watt | 0 LFPM <br> @ 2.0 watt | 0 LFPM @2.8 watt | $\begin{gathered} 225 \text { LFPM @ } \\ 2.8 \text { watt } \end{gathered}$ | $\begin{aligned} & 500 \text { LFPM @ } \\ & 2.8 \text { watt } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO Heat Sink | 32.2 | 30.9 | 29.4 | 28.6 | 26.8 | 25.3 |
| Small Tower $\mathrm{x} y=9.57 \mathrm{x} 9.69 \mathrm{~mm} / \mathrm{ht} .6 .28 \mathrm{~mm}$ | 25.5 | 24.6 | 23.6 | 22.9 | 19.2 | 15.9 |
| Aluminum 12 rail $\mathrm{x} y=9.82 \times 10.73 \mathrm{~mm} / \mathrm{ht} .10 .07 \mathrm{~mm}$ | 25.2 | 24.1 | 23.0 | 22.2 | 16.4 | 14.2 |
| Anodized 9 rail $x y=6.10 \times 7.30 \mathrm{~mm} / \mathrm{ht} .13 .67 \mathrm{~mm}$ | 24.4 | 23.3 | 22.1 | 21.3 | 15.6 | 13.6 |
| Round Tower diameter $=14.35 \mathrm{~mm} / \mathrm{ht} .4 .47 \mathrm{~mm}$ | 24.2 | 23.9 | 22.9 | 22.4 | 18.2 | 15.4 |

## REXT RESISTOR

The REXT external resistor (pin 67) establishes the internal bias current and precise reference voltage for the LMH6586. For optimal performance, REXT should be a $10 \mathrm{k} \Omega 1 \%$ precision resistor with a low temperature coefficient to ensure proper operation over a wide temperature range. Using a REXT resistor with less precision may result in reduced performance against temperature, supply voltage, input signal, or part-to-part variations.

## SYNC SEPARATOR OUTPUT

In addition to the 16 video outputs, the LMH6586 has an extra output (V_OUT16) which can select any input channel. This channel's output buffer only has a gain of 1 since it is not meant to drive a $150 \Omega$ video load. Instead, this video output can be AC coupled to a non-terminated input of an external video sync separator, such as TI's LMH1980 or LMH1981. The sync separator can extract the synchronization (sync) timing signals, which can be useful for video triggering or phase-locked loop (PLL) clock generation circuits. Refer to the LMH1980 or LMH1981 datasheet for more information about these sync separator devices.

## $I^{2} \mathrm{C}$ INTERFACE

A microcontroller can be used to configure the LMH6586 via the $I^{2} \mathrm{C}$ interface. The protocol of the interface begins with a start pulse followed by a byte comprised of a seven-bit slave device address and a read/write bit as the LSB. The two lowest bits of the seven-bit slave address are defined by the external connections of inputs ADDR[1] (pin 72) and ADDR[0] (pin 71), where ADDR[0] is the least significant bit. Because there are four different combinations of the two ADDR pins, it's possible to have up to four different LMH6586 devices with unique slave addresses on a common $I^{2} C$ bus. See $I^{2} C$ Device Slave Address Lookup Table.

Table 2. $I^{2} \mathrm{C}$ Device Slave Address Lookup Table

| ADDR[1] <br> (pin 72) | ADDR[0] <br> (pin 71) | 7-bit I2C Slave Address (binary) |
| :--- | :--- | :--- |
| 0 | 0 | 0000000 x |
| 0 | 1 | 0000001 x |
| 1 | 0 | 0000010 x |
| 1 | 1 | 0000011 x |

For example, if ADDR[1] is set low and ADDR[0] is set high, then the 7-bit slave address would be " 0000001 " in binary. Therefore, the address byte for write sequences is $0 \times 02$ ("0000 0010 ") and the address byte read sequences is $0 \times 03$ ("0000 0011 "). Figure 54 and Figure 55 show write and read sequences across the $I^{2} \mathrm{C}$ interface.

## WRITE SEQUENCE

The write sequence begins with a start condition, which consists of the master pulling SDA low while SCL is held high. The slave device address is sent next. The address byte is made up of an address of seven bits (7:1) and the read/write bit (0). Bit 0 is low to indicate a write operation. Each byte that is sent is followed by an acknowledge (ACK) bit. When SCL is high the master will release the SDA line. The slave must pull SDA low to acknowledge. The address of the register to be written to is sent next. Following the register address and the ACK bit, the data byte for the register is sent. When more than one data byte is sent, the register pointer is automatically incremented to write to the next address location. Note that each data byte is followed by an ACK bit until a stop condition is encountered, indicating the end of the sequence.
The timing diagram for the write sequence is shown in Figure 54, which uses the 7-bit slave device address from the previous example above.


SDA


Figure 54. LMH6586 Write Sequence

## READ SEQUENCE

Read sequences are comprised of two $I^{2} \mathrm{C}$ transfers shown. The first is the address access transfer, which consists of a write sequence that transfers only the address to be accessed. The second is the data read transfer, which starts at the address accessed in the first transfer and increments to the next address per data byte read until a stop condition is encountered.
The address access transfer consists of a start condition, the slave device address including the read/write bit (a zero, indicating a write), and the ACK bit. The next byte is the address to be accessed, followed by the ACK bit and the stop condition to indicate the end of the address access transfer.

The subsequent read data transfer consists of a start condition, the slave device address including the read/write bit (a one, indicating a read), and the ACK bit. The next byte is the data read from the initial access address. Subsequent read data bytes will correspond to the next increment address locations. Note that each data byte is followed by an ACK bit until a stop condition is encountered, indicating the end of the sequence.

The timing diagram for the read sequence is shown in Figure 55, which uses the 7-bit slave address from the previous examples.


Figure 55. LMH6586 Read Sequence

## REGISTER DESCRIPTIONS

## Video and Sync Detection Status Registers

Registers $0 \times 00$ to $0 \times 03$ (read-only) contain the sync detection status bits for all 32 input channels. Any input (m) has a sync detection status bit (SD_m) that can flag high when a loss of sync is detected; otherwise, the status bit will be low to indicate presence of sync.
Registers $0 \times 04$ to $0 \times 07$ (read-only) contain the video detection status bits for all 32 input channels. Any input (m) has a video detection status bit (VD_m) that can flag high when either loss of video or presence of video is detected, depending on the respective invert control bit (see Video Detection Invert Registers). Assuming the default setting for the invert control bit, the status bit (VD_m) will flag high when loss of video is detected on the input; otherwise, the status bit will be low indicating presence of video.

## Video and Sync Detection Control Registers

## Video Detection Invert Registers

Registers $0 \times 0 \mathrm{C}$ to $0 \times 0 \mathrm{~F}$ contain the video detection invert control bits for all input channels. Any input ( m ) has a invert control bit that can invert the polarity of the video detection status bit (VD_INV_m). When the invert bit (VD_INV_m) is set to 0 (default), the respective status bit (VD_m) will flag high to indicate loss of video on the input; otherwise, when the invert bit is set to 1 , the status bit will flag high to indicate presence of video.

## Video and Sync Detection Enable Registers:

Registers $0 \times 10$ to $0 \times 13$ contain the video detection enable bits and registers $0 \times 14$ to $0 \times 17$ contain the sync detection enable bits for all input channels. Any input ( $m$ ) has both a video detection enable bit (VD_EN_m) and a sync detection enable bit (SD_EN_m). When any enable bit is set low, the respective status bit will be excluded from the OR-ing function used to set the FLAG output; otherwise, when the enable bit is set high, the respective status bit will be included in the FLAG output function. Therefore, the FLAG will only logical-OR the status bits of the channel(s) and type(s) of detection that are specifically enabled by the user as described in DETECTION FLAG OUTPUT.

## Video Detection Threshold Control Register

The video threshold voltage level is common to all 32 input channels and is selectable by programming VDT[2:0] in register 0x1D. As shown in Table 1, the three LSBs (bits 2:0) of this register can be used to set the threshold level in 95 mV steps (typical) above to the sync tip level of the DC-restored input. Refer to VIDEO DETECTION for more information.

## Input and Output Shutdown Registers

Each input channel and each output channel can be individually placed in shutdown (power save) mode to reduce power consumption. Registers $0 \times 18$ to $0 \times 1 \mathrm{~B}$ contain the input shutdown bits (IN_PS_m) and registers $0 \times 1 E$ and $0 \times 1 F$ contain the output shutdown bits (OUT_PS_n), where " $m$ " is any input channel and " $n$ " is any output channel. To place any input or output channel in shutdown mode, the respective bit should be set high; otherwise, it should be set low for normal input or output operation. When in shutdown mode, the buffer (input or output) will be placed in a high-impedance state.
Note: To put the entire device in power save mode, the PWDN input (pin 70) should be set high; otherwise, it should be set low for normal operation.

## Video Input Selection Registers

Registers $0 \times 20$ to $0 \times 30$ are used to control the routing of the crosspoint switch. Each output has a dedicated input selection register, which can be programmed to select any input channel for routing to its respective output.

## LMH6586 REGISTER MAP

Table 3. Video and Sync Detection Status Registers

| Register | Address | R/W | Default | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC DETECT OUT (CH 0-7) | 0x00h | R |  | SD_7 | SD_6 | SD_5 | SD_4 | SD_3 | SD_2 | SD_1 | SD_0 |
| SYNC DETECT OUT (CH 8-15) | 0x01h | R |  | SD_15 | SD_14 | SD_13 | SD_12 | SD_11 | SD_10 | SD_9 | SD_8 |
| SYNC DETECT OUT (CH 16-23) | 0x02h | R |  | SD_23 | SD_22 | SD_21 | SD_20 | SD_19 | SD_18 | SD_17 | SD_16 |
| SYNC DETECT OUT (CH 24-31) | 0x03h | R |  | SD_31 | SD_30 | SD_29 | SD_28 | SD_27 | SD_26 | SD_24 | SD_24 |
| VIDEO DETECT OUT (CH 0-7) | 0x04h | R |  | VD_7 | VD_6 | VD_5 | VD_4 | VD_3 | VD_2 | VD_1 | VD_0 |
| VIDEO DETECT OUT (CH 8-15) | 0x05h | R |  | VD_15 | VD_14 | VD_13 | VD_12 | VD_11 | VD_10 | VD_9 | VD_8 |
| VIDEO DETECT OUT (CH 16-23) | 0x06h | R |  | VD_23 | VD_22 | VD_21 | VD_20 | VD_19 | VD_18 | VD_17 | VD_16 |
| VIDEO DETECT OUT (CH 24-31) | 0x07h | R |  | VD_31 | VD_30 | VD_29 | VD_28 | VD_27 | VD_26 | VD_24 | VD_24 |

LMH6586

Table 4. Video and Sync Detection Control Registers

| Register | Address | R/W | Default | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | $\begin{aligned} & 0 \times 08 \mathrm{~h} \\ & 0 \times 0 \mathrm{~h} \end{aligned}$ | R/W | 0x00 | RSV | RSV | RSV | RSV | RSV | RSV | RSV | RSV |
| VIDEO DETECT INVERT (CH 0-7) | 0x0Ch | R/W | 0x00 | $\begin{aligned} & \text { VD_ } \\ & \text { INV_7 }^{2} \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { INV_6 } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{VD}_{-} \\ & \mathrm{INV}_{5} \end{aligned}$ | $\begin{gathered} \hline \mathrm{VD}_{1} \\ \mathrm{NVV}_{-4} \end{gathered}$ | $\begin{gathered} \text { VD_- } \\ \text { INV_3 } \end{gathered}$ | $\begin{gathered} \hline \text { VD_ } \\ \text { INV_2 } \end{gathered}$ | $\begin{aligned} & \text { VD_ } \\ & \text { INV_1 }_{1} \end{aligned}$ | $\begin{aligned} & \hline \text { VD_ } \\ & \text { INV_0 } \end{aligned}$ |
| VIDEO DETECT INVERT (CH 8-15) | 0x0Dh | R/W | 0x00 | $\begin{aligned} & \text { VD_ } \\ & \text { INV_15 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_14 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { INV_13 } \end{aligned}$ | $\begin{aligned} & \text { VD_} \\ & \text { INV_12 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_11 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { INV_10 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \mathrm{INV}_{-9} \end{aligned}$ | $\begin{gathered} \text { VD_ } \\ \text { INV_8 } \end{gathered}$ |
| VIDEO DETECT <br> INVERT (CH 16-23) | 0x0Eh | R/W | 0x00 | $\begin{aligned} & \text { VD_} \\ & \text { INV_23 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { INV_22 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_21 } \end{aligned}$ | $\begin{aligned} & \text { VD_} \\ & \text { INV_20 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_19 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_18 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_17 } \end{aligned}$ | $\begin{aligned} & \text { VD_} \\ & \text { INV_16 } \end{aligned}$ |
| VIDEO DETECT <br> INVERT (CH 24-31) | 0x0Fh | R/W | 0x00 | $\begin{aligned} & \text { VD } \\ & \text { INV_31 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_30 } \end{aligned}$ | $\begin{aligned} & \text { VD_} \\ & \text { INV_29 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_28 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_27 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_26 } \end{aligned}$ | $\begin{aligned} & \text { VD_} \\ & \text { INV_24 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { INV_24 } \end{aligned}$ |
| SYNC DETECT <br> ENABLE (CH 0-7) | 0x10h | R/W | 0x00 | $\underset{\mathrm{EN} \_7}{\mathrm{SD}}$ | $\begin{aligned} & \text { SD_- } \\ & \text { EN_6 } \end{aligned}$ | $\underset{\mathrm{EN} \text { SD }}{\mathrm{SD}}$ | $\underset{\text { SD_4 }}{\substack{\text { EN_4 }}}$ | $\underset{\mathrm{EN} \_3}{\mathrm{SD} \_}$ | $\begin{aligned} & \mathrm{SD}-2 \\ & \mathrm{EN} \_2 \end{aligned}$ | $\begin{aligned} & \text { SD_ } \\ & \text { EN_1 } \end{aligned}$ | $\begin{aligned} & \text { SD_ } \\ & \text { EN_0 } \end{aligned}$ |
| SYNC DETECT <br> ENABLE (CH 8-15) | 0x11h | R/W | 0x00 | $\underset{\text { EN_15 }}{\text { EN_ }}$ | $\underset{\text { EN_14 }}{\underset{\text { SD }}{ }}$ | $\begin{gathered} \mathrm{SD} \\ \mathrm{EN} \_13 \end{gathered}$ | $\begin{gathered} \text { SD_} \\ \text { EN_12 } \end{gathered}$ | $\begin{gathered} \mathrm{SD}-1 \\ \mathrm{EN} \_11 \end{gathered}$ | $\begin{aligned} & \text { SD_} \\ & \text { EN_10 } \end{aligned}$ | $\begin{aligned} & \mathrm{SD} \\ & \mathrm{EN} \_9 \end{aligned}$ | $\underset{\mathrm{EN} \_8}{\mathrm{SD}}$ |
| SYNC DETECT <br> ENABLE (CH 16-23) | 0x12h | R/W | 0x00 | $\underset{\mathrm{EN} \_\overline{2} 3}{\mathrm{SD}}$ | $\underset{\text { EN_22 }}{\substack{2 \\ \hline}}$ | $\begin{gathered} \mathrm{SD} \\ \mathrm{EN} \_1 \end{gathered}$ | $\begin{gathered} \text { SD } \\ \text { EN_20 } \end{gathered}$ | $\begin{aligned} & \text { SD_-9 } \\ & \text { EN_19 } \end{aligned}$ | $\begin{gathered} \text { SD } \\ \text { EN_18 } \end{gathered}$ | $\underset{\text { EN_17 }}{\substack{\text { SD }}}$ | $\begin{gathered} \mathrm{SD} \\ \mathrm{EN} 16 \end{gathered}$ |
| SYNC DETECT <br> ENABLE (CH 24-31) | 0x13h | R/W | 0x00 | $\begin{aligned} & \text { SD } \\ & \text { EN_31 } \end{aligned}$ | $\begin{aligned} & \mathrm{SD} \\ & \mathrm{EN} \_\overline{3} 0 \end{aligned}$ | $\begin{aligned} & \text { SD } \\ & \text { EN_29 } \end{aligned}$ | $\begin{aligned} & \text { SD_} \\ & \text { EN_28 } \end{aligned}$ | $\begin{aligned} & \text { SD } \\ & \text { EN_27 } \end{aligned}$ | $\begin{aligned} & \text { SD_} \\ & \text { EN_2 } 6 \end{aligned}$ | $\begin{gathered} \mathrm{SD} \\ \mathrm{EN}-\overline{2} 5 \end{gathered}$ | $\begin{gathered} \text { SD } \\ \text { EN_24 } \end{gathered}$ |
| VIDEO DETECT <br> ENABLE (CH 0-7) | 0x14h | R/W | 0x00 | $\begin{aligned} & \text { VD } \\ & \text { EN_7 } \end{aligned}$ | $\begin{aligned} & \hline \text { VD_ } \\ & \text { EN_6 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { EN_5 } \end{aligned}$ | $\begin{aligned} & \hline \text { VD_ } \\ & \text { EN_4 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { EN_3 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { EN_2 } \end{aligned}$ | $\begin{aligned} & \hline \text { VD_ } \\ & \text { EN_1 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { EN_0 } \end{aligned}$ |
| VIDEO DETECT <br> ENABLE (CH 8-15) | 0x15h | R/W | 0x00 | $\begin{gathered} \text { VD_-15 } \\ \mathrm{EN}_{-1} \end{gathered}$ | $\begin{gathered} \text { VD_ } \\ \text { EN_14 } \end{gathered}$ | $\begin{gathered} \text { VD } \\ \text { EN_13 } \end{gathered}$ | $\begin{aligned} & \text { VD_-12 } \\ & \text { EN_- } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_11 } \end{aligned}$ | $\begin{aligned} & \text { VD_} \\ & \text { EN_10 } \end{aligned}$ | $\begin{aligned} & \text { VD_ } \\ & \text { EN_9 } \end{aligned}$ | $\frac{\mathrm{VD}}{\mathrm{EN}-8}$ |
| VIDEO DETECT <br> ENABLE (CH 16-23) | 0x16h | R/W | 0x00 | $\begin{aligned} & \text { VD_ } \\ & \text { EN_23 } \end{aligned}$ |  | $\begin{gathered} \text { VD } \\ \text { EN_21 } \end{gathered}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_20 } \end{aligned}$ | $\begin{aligned} & \text { VD_-9 } \\ & \text { EN_19 } \end{aligned}$ | $\begin{gathered} \text { VD } \\ \text { EN_18 } \end{gathered}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_17 } \end{aligned}$ | $\begin{gathered} V D_{-} \\ E N \_ \end{gathered}$ |
| VIDEO DETECT <br> ENABLE (CH 24-31) | 0x17h | R/W | 0x00 | $\begin{aligned} & \text { VD } \\ & \text { EN_31 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_30 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_2 } 9 \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_28 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_27 } \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_2 } 6 \end{aligned}$ | $\begin{aligned} & \text { VD } \\ & \text { EN_2 } 25 \end{aligned}$ | $\begin{gathered} \text { SD } \\ \text { EN_24 } \end{gathered}$ |

Table 5. Video Detection Threshold Control Registers

| Register | Address | R/W | Default | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIDEO DETECT <br> THRESHOLD | 0x1Dh | R/W | $0 \times 00$ | VDT $2: 0]$ |  |  |  |  |  |  |  |

Table 6. Input and Output Shutdown Registers

| Register | Address | R/W | Default | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SHUTDOWN (CH 0-7) | 0x18h | R/W | 0x00 | $\begin{aligned} & \text { IN_- } \\ & \text { PS_7 } \end{aligned}$ | $\begin{gathered} \mathrm{IN}- \\ \mathrm{PS} \_6 \end{gathered}$ | $\begin{aligned} & \mathrm{IN}- \\ & \mathrm{PS} \_5 \end{aligned}$ | $\begin{aligned} & \hline \text { IN_ } \\ & \text { PS_4 } \end{aligned}$ | $\begin{aligned} & \mathrm{IN}, \\ & \text { PS_3 } \end{aligned}$ | $\begin{aligned} & \mathrm{IN}, \\ & \mathrm{PS} \_2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{IN}_{1} \\ & \mathrm{PS}_{-1}^{-1} \end{aligned}$ | $\begin{aligned} & \text { IN_ } \\ & \text { PS_0 } \end{aligned}$ |
| INPUT SHUTDOWN (CH 8-15) | 0x19h | R/W | 0x00 | $\underset{\text { PS_15 }}{\text { IN }}$ | $\underset{\mathrm{PS} \_14}{\mathrm{IN}}$ | $\begin{aligned} & \mathrm{IN} \mathrm{SS}_{-13} \end{aligned}$ | $\underset{\mathrm{PS} \_12}{\mathrm{IN}}$ | $\stackrel{I N}{\mathrm{PS}_{-1}}$ | $\underset{\text { PS_-10 }}{\text { IN }}$ | $\begin{aligned} & \text { IN_-9 } \\ & \text { PS__ } \end{aligned}$ | $\begin{aligned} & \text { IN_-8 } \\ & \text { PS_ } \end{aligned}$ |
| INPUT SHUTDOWN (CH 16-23) | 0x1Ah | R/W | 0x00 | $\begin{gathered} \text { IN } \\ \text { PS_23 } \end{gathered}$ | $\frac{\mathrm{IN}}{\mathrm{PS}-22}$ | $\begin{aligned} & \mathrm{IN} \mathrm{~S}_{2} \\ & \mathrm{PS}{ }_{2} \end{aligned}$ | $\begin{aligned} & \mathrm{IN} \mathrm{~N}_{2} \\ & \text { PS_2 } \end{aligned}$ | $\underset{\text { PS_19 }}{\text { IN }}$ | $\underset{\text { PS_-18 }}{\mathrm{IN}}$ | $\underset{\text { PS_-17 }}{\text { IN }}$ | $\begin{gathered} \mathrm{IN} \mathbf{N S}_{1} \\ \text { PS } \end{gathered}$ |
| INPUT SHUTDOWN (CH 24-31) | 0x1Bh | R/W | 0x00 | $\underset{\text { PS_31 }}{\mathrm{IN}}$ | $\underset{\mathrm{PS} \_30}{\mathrm{IN}}$ | $\begin{gathered} \mathrm{IN}_{-} \\ \mathrm{PS} \_29 \end{gathered}$ | $\underset{\text { PS_28 }}{\substack{\text { N }}}$ | $\underset{\text { IN__27 }}{\substack{\text { In }}}$ | $\underset{\text { PS__26 }}{\text { IN }}$ | $\underset{\text { PS_-25 }}{\text { IN }}$ | $\underset{\text { PS_24 }}{\substack{- \\ \hline}}$ |
| OUTPUT <br> SHUTDOWN <br> (CH 0-7) | 0x1Eh | R/W | 0x00 | $\begin{aligned} & \text { OUT } \\ & \text { PS_7 } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_ } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_5 } \end{aligned}$ | $\begin{aligned} & \text { OUT_} \\ & \text { PS_4 } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_ } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_2 } \end{aligned}$ | $\begin{aligned} & \text { OUT_ }_{-}^{1} \\ & \text { PS } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_ } \end{aligned}$ |
| OUTPUT <br> SHUTDOWN <br> (CH 8-15) | 0x1Fh | R/W | 0x00 | $\begin{aligned} & \text { OUT } \\ & \text { PS_15 } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_14 } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_13 } \end{aligned}$ | $\begin{aligned} & \hline \text { OUT_12 } \\ & \text { PS_1 } \end{aligned}$ | $\begin{aligned} & \text { OUT_ }_{-11} \\ & \text { PS__ } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_10 } \end{aligned}$ | $\begin{aligned} & \hline \text { OUT_}_{-} \\ & \text {PS_ } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { PS_ } \end{aligned}$ |

Table 7. Video Input Selection Registers

| Register | Address | R/W | Default | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CH 0 OUTPUT | 0x20h | R/W | 0x00 |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 1 OUTPUT | $0 \times 21 \mathrm{~h}$ | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 2 OUTPUT | $0 \times 22 \mathrm{~h}$ | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 3 OUTPUT | 0x23h | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 4 OUTPUT | 0x24h | R/W | 0x00 |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 5 OUTPUT | 0x25h | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 6 OUTPUT | 0x26h | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 7 OUTPUT | $0 \times 27 \mathrm{~h}$ | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 8 OUTPUT | 0x28h | R/W | 0x00 |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 9 OUTPUT | 0x29h | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 10 OUTPUT | 0x2Ah | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 11 OUTPUT | $0 \times 2 \mathrm{Bh}$ | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 12 OUTPUT | 0x2Ch | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 13 OUTPUT | $0 \times 2 \mathrm{Dh}$ | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 14 OUTPUT | 0x2Eh | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 15 OUTPUT | 0x2Fh | R/W | $0 \times 00$ |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |
| CH 16 OUTPUT (extra) | 0x30h | R/W | 0x00 |  | RSV |  |  | SELECTED INPUT CH[4:0] |  |  |  |

## REVISION HISTORY

- Changed layout of National Data Sheet to TI format ..... 26


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMH6586VS/NOPB | ACTIVE | TQFP | PFC | 80 | 119 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | LMH6586VS | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: Tl defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal

| Device | Package <br> Name | Package <br> Type | Pins | SPQ | Unit array <br> matrix | Max <br> temperature <br> $\left({ }^{\circ} \mathbf{C}\right)$ | L (mm) | W <br> $(\mathbf{m m})$ | K0 <br> $(\boldsymbol{\mu m})$ | P1 <br> $(\mathbf{m m})$ | CL <br> $(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMH6586VS/NOPB | PFC | TQFP | 80 | 119 | $7 \times 17$ | 150 | 322.6 | 135.9 | 7620 | 17.9 | 14.3 |
| $(\mathbf{m m})$ |  |  |  |  |  |  |  |  |  |  |  |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.


NOTES: (continued)
4. Publication IPC-7351 may have alternate designs
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).


SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    今
    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

