

www.ti.com

SNLS061C - MAY 2000 - REVISED MARCH 2013

MM145453 Liquid Crystal Display Driver

Check for Samples: MM145453

FEATURES

- Serial Data Input .
- Wide Power Supply Operation
- TTL Compatibility .
- Up to 33 LCD Segments
- Alphanumeric or Bar Graph Capability
- **Cascaded Operation Capability**
- Pin Compatible with MC145453

APPLICATIONS

- COPS or Microprocessor Displays •
- **Industrial Control Indicator**
- Digital Clock, Thermometer, Counter, • Voltmeter
- Instrumentation Displays
- **Remote Displays**


Connection Diagram

DESCRIPTION

The MM145453 is a monolithic integrated circuit utilizing CMOS metal gate. low threshold enhancement mode devices. The chip can drive up to 33 LCD segments and can be paralleled to increase this number. The chip is capable of driving a 41/2 digit 7-segment display with minimal interface between the display and the data source.

The MM145453 stores display data in latches after it is clocked in, and holds the data until new display data is received.

The MM145453 is available in a molded 44 pin surface mount PLCC package. The MM145453 is pin out and functionally compatible with the MC145453.



See Package Number FN0044A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

MM145453

SNLS061C - MAY 2000 - REVISED MARCH 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Voltage at Any Pin, Referenced to Gnd	-0.3V to +10V					
Storage Temperature	-65°C to +150°C					
Power Dissipation at 25°C	350mW					
Power Dissipation at 70°C	300mW					
Junction Temperature	+150°C					
Lead Temperature (Soldering, 10s)	300°C					

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

V _{DD}	3V to 10V
Operating Temperature	−40°C to 85°C

Electrical Characteristics

The following specifications apply for T_A within operation range, $V_{DD} = 3.0V$ to 10V, $V_{SS} = 0V$, unless otherwise specified.

Parameter	Conditions	Min	Typical	Мах	Units	
Supply Voltage, V _{DD}		3		10	V	
Average Supply Current, I _{DD}	All Outputs Open, Clock=Gnd, Data=Gnd,OSC=Gnd, BP_IN @ 32Hz					
	V _{DD} = 5V			10	μA	
	V _{DD} = 10V			40	μA	
Input Logical '0' Voltage, V _{IL}	V _{DD} = 3V			0.4	V	
	V _{DD} = 5V			0.8	V	
	V _{DD} = 10V			0.8	V	
Input Logical '1' Voltage, V _{IH}	V _{DD} = 3V	2.0			V	
	V _{DD} = 5V	2.0			V	
	V _{DD} = 10V	8.0			V	
Segment Sink Current, I _{OL}	V_{DD} = 3V, V_{OUT} = 0.3V	-20	-40		μA	
Segment Source Current, I _{OH}	V _{DD} = 3V, V _{OUT} = 2.7V	20	40		μA	
Backplane Out Sink Current, I _{OL}	V_{DD} = 3V, V_{OUT} = 0.3V	-320	-500		μA	
Backplane Out Source Current, I _{OH}	V_{DD} = 3V, V_{OUT} = 2.7V	320	500		μA	
Segment Output Offset Voltage	Segment Load = 250pF ⁽¹⁾			+/-50	mV	
Backplane Output Offset Voltage	Backplane Load = 8750pF ⁽¹⁾			+/-50	mV	
Backplane Out Frequency	$R_{OSC_{IN}} = 50 k\Omega$, $C_{OSC_{IN}} = 0.01 \mu F$		75		Hz	
Clock Input Frequency, f _{CLOCK} ⁽²⁾	V _{DD} = 3V ⁽¹⁾ ⁽³⁾			500	kHz	
	V _{DD} = 5V ⁽¹⁾			750	kHz	
	V _{DD} = 10V ⁽¹⁾			1.0	MHz	
Clock Input Duty Cycle ⁽²⁾		40		60	%	
Data Input Set-Up Time, t _{DS}		300			ns	
Data Input Hold Time, t _{DH}		300			ns	

(1) This parameter is guaranteed (but not production tested) over the operating temperature range and the operating supply voltage range. Not to be used in Q.A. testing.

(2) Clock input rise time (t_r) and fall time (t_f) must not exceed 300ns


(3) AC input waveform for test purposes: $t_{f} \le 20$ ns, $t_{f} \le 20$ ns, $t_{CLOCK} = 500$ kHz, Duty Cycle = 50% ±10%



SNLS061C - MAY 2000 - REVISED MARCH 2013

Timing Diagram

www.ti.com








Figure 3.

SNLS061C-MAY 2000-REVISED MARCH 2013



www.ti.com

APPLICATIONS INFORMATION

The MM145453 is specifically designed to operate 4½ digit 7-segment displays with minimal interface with the display and data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial Data and Clock. Using a format of a leading "1" followed by the 33 data bits and 2 trailing don't care bits, allows data transfer without the need of an additional Data Load signal. Since the MM145453 does not contain a character generator, the formatting of the segment information must be done prior to inputting the data to the MM145453. The transfer of the 33 data bits is complete at the falling edge of the 36th clock cycle, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time.

Figure 4 shows the data input format. A single start bit of logical '1' precedes the 33 bits of segment data for a total of 34 bits that need to be defined and clocked in. After the 34 bits are clocked in, 2 additional clock cycles are required. At the 36th clock cycle an internal LOAD signal is generated synchronously with the rising edge of the Clock In signal, which loads the 33 bits of segment data in the shift register into the latches. At the falling edge of the 36th clock cycle an internal RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation. The data during the 35th and 36th clock cycles is "don't care", but setting data to logical '0' for these two clock cycles is the preferred format.

The data input bits map directly to the segment output pins and the display. The MM145453 does not have any format restrictions, as all outputs are controllable.

The MM145453 has an internal oscillator which can generate the required clock signal to drive the LCD back plane. The frequency of the internal oscillator is set by a pull-up resistor (R_{OSC_IN}) connected from the OSC_IN pin to V_{DD} , and a capacitor (C_{OSC_IN}) connected from the OSC_IN pin to Ground. Due to the current sink limitations of the OSC_IN circuitry, the lowest recommended resistor value for setting the oscillator frequency is 9kΩ. It will typically take 2 to 4 RC time constants to charge the OSC_IN pin from near 0V to within 1V of V_{DD} which is the high threshold voltage point for the OSC_IN circuitry. An approximate calculation of f_{OSC} is:

$f_{OSC} = 1 / (I\eta(V_{DD}/1V) X R_{OSC_IN} X C_{OSC_IN})$

A R_{OSC_IN} resistor value of 50k Ω with a C_{OSC_IN} capacitor value of 0.01 μ F and a V_{DD} value of 5.00V would produce a typical oscillator frequency (f_{OSC}) of about 1200Hz. The f_{OSC} signal is divided by 16 before it is presented at the BP_OUT pin. For this example the approximate BP_OUT frequency will be f_{OSC}/16, or about 75Hz.

The BP_IN pin of the MM145453 can be used with an externally supplied signal, provided it has a duty cycle of 50%. Any deviation from a precise 50% duty cycle will result in an offset voltage on the LCD. The use of an external clock allows synchronizing the display drive with AC power, other internal clocks, or DVM integration time to reduce interference from the display. When using an external clock for the back plane drive the internal oscillator should be disabled by connecting the OSC_IN pin directly to ground. This will prevent possible internal oscillations, and reduce device dissipation.

The MM145453 is a pin out variation of the MM5453. For additional applications information please refer to the MM5453 data sheet.



SNLS061C - MAY 2000 - REVISED MARCH 2013

Input Data Format

www.ti.com




Figure 4.

SNLS061C - MAY 2000 - REVISED MARCH 2013

REVISION HISTORY

Cł	nanges from Revision B (March 2013) to Revision C	Pag	е
•	Changed layout of National Data Sheet to TI format		5



Copyright © 2000–2013, Texas Instruments Incorporated

www.ti.com



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
MM145453V/NOPB	LIFEBUY	PLCC	FN	44	25	RoHS & Green	SN	Level-3-245C-168 HR	0 to 70	MM145453V	
MM145453VX/NOPB	LIFEBUY	PLCC	FN	44	500	RoHS & Green	SN	Level-3-245C-168 HR	0 to 70	MM145453V	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
MM145453V/NOPB	FN	PLCC	44	25	466	21	8001	15.74

GENERIC PACKAGE VIEW

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4040005-4/C


FN0044A



PACKAGE OUTLINE

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



^{1.} All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
 Reference JEDEC registration MS-018.




FN0044A

EXAMPLE BOARD LAYOUT

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




FN0044A

EXAMPLE STENCIL DESIGN

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated