FEATURES

- 900MHz −3dB bandwidth (AV = 1)
- Large signal bandwidth and slew rate 100% tested
- 280MHz −3dB bandwidth (AV = +2, VOUT = 2VPP)
- 90mA linear output current
- 1400V/μs slew rate
- Unity gain stable
- <1mV input Offset voltage
- 7mA Supply current (no load)
- 6.6V to 12V supply voltage range
- 0.01%/0.026° differential gain/phase PAL
- 3.1nV/√Hz voltage noise
- Improved replacement for CLC440, CL420, CL426

APPLICATIONS

- Test equipment
- IF/RF amplifier
- A/D Input driver
- Active filter
- Integrator
- DAC output buffer
- TI’s Transimpedance amplifier

DESCRIPTION

The LMH6609 is an ultra wideband, unity gain stable, low power, voltage feedback op amp that offers 900MHz bandwidth at a gain of 1, 1400V/μs slew rate and 90mA of linear output current.

The LMH6609 is designed with voltage feedback architecture for maximum flexibility especially for active filters and integrators. The LMH6609 has balanced, symmetrical inputs with well-matched bias currents and minimal offset voltage.

With Differential Gain of 0.01% and Differential Phase of 0.026° the LMH6609 is suited for video applications. The 90mA of linear output current makes the LMH6609 suitable for multiple video loads and cable driving applications as well.

The supply voltage is specified at 6.6V and 10V. A low supply current of 7mA (at 10V supply) makes the LMH6609 useful in a wide variety of platforms, including portable or remote equipment that must run from battery power.

The LMH6609 is available in the industry standard 8-pin SOIC package and in the space-saving 5-pin SOT-23 package. The LMH6609 is specified for operation over the -40°C to +85°C temperature range. The LMH6609 is manufactured in state-of-the-art VIP10™ technology for high performance.

Typical Application

\[ K = 1 + \frac{R_F}{R_G} \quad Q = \frac{m}{1 + m^2(2 - K)} \quad \omega_b = \frac{1}{mRC} \]

Q, K ARE UNITLESS.

\( \omega_b \) IS RELATED TO BANDWIDTH AND IS IN UNITS OF RADIANS/SEC. DIVIDE \( \omega_b \) BY 2π TO GET IT IN Hz.

REFER TO OA-26 FOR MORE INFORMATION.

Figure 1. Sallen Key Low Pass Filter with Equal C Value
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_S$ ($V^+ - V^-$)</td>
<td></td>
<td>±6.6V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{OUT}$</td>
<td></td>
<td>(1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Common Mode Input Voltage</td>
<td>$V^+ - V^-$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td></td>
<td>+150°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td></td>
<td>–65°C to +150°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Temperature Range</td>
<td></td>
<td>+300°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESD Tolerance (3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Human Body Model</td>
<td></td>
<td>2000V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Machine Model</td>
<td></td>
<td>200V</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional. For specifications, see the Electrical Characteristics tables.
(2) The maximum output current ($I_{OUT}$) is determined by device power dissipation limitations. See the Power Dissipation section of the Application Section for more details.
(3) Human body model, 1.5kΩ in series with 100pF. Machine model, 0Ω in series with 200pF.

**Operating Ratings**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Resistance</td>
<td>Package</td>
<td>($\theta_{JC}$)</td>
<td>($\theta_{JA}$)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-Pin SOIC</td>
<td></td>
<td>65°C/W</td>
<td>145°C/W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-Pin SOT23</td>
<td></td>
<td>120°C/W</td>
<td>187°C/W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Temperature</td>
<td></td>
<td>–40°C</td>
<td>+85°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Nominal Supply Voltage (2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) The maximum output current ($I_{OUT}$) is determined by device power dissipation limitations. See the Power Dissipation section of the Application Section for more details.
(2) Nominal Supply voltage range is for supplies with regulation of 10% or better.

**±5V Electrical Characteristics**

Unless specified, $A_V = +2, R_F = 250Ω; V_S = ±5V, R_L = 100Ω; unless otherwise specified. **Boldface** limits apply over temperature Range. (1)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSBW</td>
<td>–3dB Bandwidth</td>
<td>$V_{OUT} = 0.5V_{PP}$</td>
<td>260</td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>LSBW</td>
<td>–3dB Bandwidth</td>
<td>$V_{OUT} = 4.0V_{PP}$</td>
<td>150</td>
<td>170</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>SSBWG1</td>
<td>–3dB Bandwidth $A_V = 1$</td>
<td>$V_{OUT} = 0.25V_{PP}$</td>
<td>900</td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>GFP</td>
<td>.1dB Bandwidth</td>
<td>Gain is Flat to .1dB</td>
<td>130</td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>DG</td>
<td>Differential Gain</td>
<td>$R_L = 150Ω, 4.43MHz$</td>
<td>0.01</td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>DP</td>
<td>Differential Phase</td>
<td>$R_L = 150Ω, 4.43MHz$</td>
<td>0.026</td>
<td></td>
<td>deg</td>
<td></td>
</tr>
</tbody>
</table>

**Time Domain Response**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRS</td>
<td>Rise and Fall Time</td>
<td>1V Step</td>
<td>1.6</td>
<td>ns</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRL</td>
<td>4V Step</td>
<td>2.6</td>
<td>ns</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_s$</td>
<td>Settling Time to 0.05%</td>
<td>2V Step</td>
<td>15</td>
<td>ns</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>SR</td>
<td>Slew Rate</td>
<td>4V Step (2)</td>
<td>1200</td>
<td>1400</td>
<td>V/µs</td>
<td></td>
</tr>
</tbody>
</table>

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. See Applications Section for information on temperature derating of this device.
Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted.
(2) Slew rate is Average of Rising and Falling 40-60% slew rates.
±5V Electrical Characteristics (continued)

Unless specified, \( A_v = +2 \), \( R_F = 250\Omega \); \( V_S = \pm 5V \), \( R_L = 100\Omega \); unless otherwise specified. **Boldface** limits apply over temperature Range.\(^{(1)}\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Distortion and Noise Response</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HD2</td>
<td>2(^{nd}) Harmonic Distortion</td>
<td>2V(_{PP}), 20MHz</td>
<td>-63</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HD3</td>
<td>3(^{rd}) Harmonic Distortion</td>
<td>2V(_{PP}), 20MHz</td>
<td>-57</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VN</td>
<td>Voltage Noise</td>
<td>&gt;1MHz</td>
<td>3.1</td>
<td>nV/(\sqrt{Hz})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CN</td>
<td>Current Noise</td>
<td>&gt;1MHz</td>
<td>1.6</td>
<td>pA/(\sqrt{Hz})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Static, DC Performance</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{IO} )</td>
<td>Input Offset Voltage</td>
<td></td>
<td>±0.8</td>
<td>±2.5</td>
<td>±3.5</td>
<td>mV</td>
</tr>
<tr>
<td>Input Voltage Temperature Drift</td>
<td></td>
<td></td>
<td>4</td>
<td>(\mu V/°C)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{BN} )</td>
<td>Input Bias Current</td>
<td></td>
<td>-2</td>
<td>±5</td>
<td>±8</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Bias Current Temperature Drift</td>
<td></td>
<td></td>
<td>11</td>
<td>(nA/°C)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{BI} )</td>
<td>Input Offset Current</td>
<td></td>
<td>0.1</td>
<td>±1.5</td>
<td>±3</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>PSRR</td>
<td>Power Supply Rejection Ratio</td>
<td>DC, 1V Step</td>
<td>67</td>
<td>65</td>
<td>73</td>
<td>dB</td>
</tr>
<tr>
<td>CMRR</td>
<td>Common Mode Rejection Ratio</td>
<td>DC, 2V Step</td>
<td>67</td>
<td>65</td>
<td>73</td>
<td>dB</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Supply Current</td>
<td>( R_L = \infty )</td>
<td>7.0</td>
<td>7.8</td>
<td>8.5</td>
<td>mA</td>
</tr>
<tr>
<td>Miscellaneous Performance</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( R_{IN} )</td>
<td>Input Resistance</td>
<td></td>
<td>1</td>
<td>M(\Omega)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( C_{IN} )</td>
<td>Input Capacitance</td>
<td></td>
<td>1.2</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( R_{OUT} )</td>
<td>Output Resistance</td>
<td>Closed Loop</td>
<td>0.3</td>
<td>(\Omega)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_O )</td>
<td>Output Voltage Range</td>
<td>( R_L = \infty )</td>
<td>±3.6</td>
<td>±3.9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td></td>
<td>( R_L = 100\Omega )</td>
<td>±3.2</td>
<td>±3.0</td>
<td>±3.5</td>
<td>V</td>
</tr>
<tr>
<td>CMIR</td>
<td>Input Voltage Range</td>
<td>Common Mode, CMRR &gt; 60dB</td>
<td>±2.8</td>
<td>±2.5</td>
<td>±3.0</td>
<td>V</td>
</tr>
<tr>
<td>( I_O )</td>
<td>Linear Output Current</td>
<td>( V_{OUT} )</td>
<td>±60</td>
<td>±50</td>
<td>±90</td>
<td>mA</td>
</tr>
</tbody>
</table>
±3.3V Electrical Characteristics

Unless specified, \( A_V = +2, R_F = 250\Omega; V_S = \pm 3.3V, R_L = 100\Omega; \) unless otherwise specified. **Boldface** limits apply over temperature Range.  

### Frequency Domain Response

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSBW</td>
<td>−3dB Bandwidth</td>
<td>( V_{OUT} = 0.5V_{PP} )</td>
<td>180</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSBW</td>
<td>−3dB Bandwidth</td>
<td>( V_{OUT} = 3.0V_{PP} )</td>
<td>110</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SSBWG1</td>
<td>−3dB Bandwidth ( A_V = 1 )</td>
<td>( V_{OUT} = 0.25V_{PP} )</td>
<td>450</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GFP</td>
<td>.1dB Bandwidth</td>
<td>( V_{OUT} = 1V_{PP} )</td>
<td>40</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DG</td>
<td>Differential Gain</td>
<td>( R_L = 150\Omega, 4.43MHz )</td>
<td>.01</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP</td>
<td>Differential Phase</td>
<td>( R_L = 150\Omega, 4.43MHz )</td>
<td>.06</td>
<td>deg</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Time Domain Response

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRL</td>
<td>1V Step</td>
<td></td>
<td>2.2</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>SR</td>
<td>Slew Rate</td>
<td>2V Step (^2)</td>
<td>800</td>
<td>V/\mu s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Distortion and Noise Response

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>HD2</td>
<td>2(^{nd}) Harmonic Distortion</td>
<td>2V(_{PP}, 20MHz)</td>
<td>−63</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HD3</td>
<td>3(^{rd}) Harmonic Distortion</td>
<td>2V(_{PP}, 20MHz)</td>
<td>−43</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VN</td>
<td>Voltage Noise</td>
<td>&gt;1MHz</td>
<td>3.7</td>
<td>nV/\sqrt{Hz}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CN</td>
<td>Current Noise</td>
<td>&gt;1MHz</td>
<td>1.1</td>
<td>pA/\sqrt{Hz}</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Static, DC Performance

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IO} )</td>
<td>Input Offset Voltage</td>
<td></td>
<td>0.8</td>
<td>( \pm 2.5 )</td>
<td>( \pm 3.5 )</td>
<td>mV</td>
</tr>
<tr>
<td>( I_{IB} )</td>
<td>Input Bias Current</td>
<td></td>
<td>−1</td>
<td>( \pm 3 )</td>
<td>( \pm 6 )</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( I_{IO} )</td>
<td>Input Offset Current</td>
<td></td>
<td>0</td>
<td>( \pm 1.5 )</td>
<td>( \pm 3 )</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>PSRR</td>
<td>Power Supply Rejection Ratio</td>
<td>DC, .5V Step</td>
<td>67</td>
<td>73</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>CMRR</td>
<td>Common Mode Rejection Ratio</td>
<td>DC, 1V Step</td>
<td>67</td>
<td>75</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Supply Current</td>
<td>( R_L = \infty )</td>
<td>3.6</td>
<td>5</td>
<td>6</td>
<td>mA</td>
</tr>
</tbody>
</table>

### Miscellaneous Performance

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{OUT} )</td>
<td>Input Resistance</td>
<td>Close Loop</td>
<td>.05</td>
<td></td>
<td>( \Omega )</td>
<td></td>
</tr>
<tr>
<td>( V_O )</td>
<td>Output Voltage Range</td>
<td>( R_L = \infty )</td>
<td>( \pm 2.1 )</td>
<td>( \pm 2.3 )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output Voltage Range</td>
<td>( R_L = 100\Omega )</td>
<td>( \pm 1.9 )</td>
<td>( \pm 2.0 )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>CMIR</td>
<td>Input Voltage Range</td>
<td>Common Mode</td>
<td>( \pm 1.3 )</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_O )</td>
<td>Linear Output Current</td>
<td>( V_{OUT} )</td>
<td>( \pm 30 )</td>
<td>( \pm 45 )</td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

---

\(^{(1)}\) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that \( T_J = T_A \). No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where \( T_J > T_A \). See Applications Section for information on temperature derating of this device. Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted.

\(^{(2)}\) Slew rate is Average of Rising and Falling 40-60% slew rates.
CONNECTION DIAGRAM

5-Pin SOT-23 (Top View)

8-Pin SOIC (Top View)

See Package Number D0008A

See Package Number DBV0005A
Typical Performance Characteristics

Small Signal Non-Inverting Frequency Response

- Gain: 1, $R_F = 0.3 \Omega$
- Gain: 2
- Gain: 4
- $V_S \pm 1.5 \text{V}$
- $R_F = 250 \Omega$
- $V_{OUT} = 0.5 \text{Vpp}$

Large Signal Non-Inverting Frequency Response

- Gain: 1, $R_F = 0.3 \Omega$
- Gain: 2
- Gain: 4
- $V_S \pm 1.5 \text{V}$
- $R_F = 250 \Omega$
- $V_{OUT} = 4 \text{Vpp}$

Small Signal Inverting Frequency Response

- Gain: 1, $R_F = 0.3 \Omega$
- Gain: 5
- Gain: 10
- $V_S \pm 1.5 \text{V}$
- $R_F = 250 \Omega$
- $V_{OUT} = 0.5 \text{Vpp}$

Large Signal Inverting Frequency Response

- Gain: 1, $R_F = 0.3 \Omega$
- Gain: 5
- Gain: 10
- $V_S \pm 1.5 \text{V}$
- $R_F = 250 \Omega$
- $V_{OUT} = 4 \text{Vpp}$

Frequency Response vs. $V_{OUT}$ $A_V = 2$

- $V_S \pm 3.3 \text{V}$
- $R_F = 250 \Omega$
- $V_{OUT} = 2 \text{Vpp}$
- $V_{OUT} = 1 \text{Vpp}$
- $V_{OUT} = 0.5 \text{Vpp}$
- $V_{OUT} = 2 \text{Vpp}$

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.
Typical Performance Characteristics (continued)

Frequency Response vs. V_OUT

Figure 8.

Frequency Response vs. V_OUT

Figure 9.

Frequency Response vs. V_OUT

Figure 10.

Frequency Response vs. V_OUT

Figure 11.

Frequency Response vs. V_OUT

Figure 12.

Frequency Response vs. V_OUT

Figure 13.
Typical Performance Characteristics (continued)

**CMRR vs. Frequency**

![Figure 14. CMRR vs. Frequency](image)

**PSRR vs. Frequency**

![Figure 15. PSRR vs. Frequency](image)

**PSRR vs. Frequency**

![Figure 16. PSRR vs. Frequency](image)

**Pulse Response**

![Figure 17. Pulse Response](image)

**Pulse Response**

![Figure 18. Pulse Response](image)

**Large Signal Pulse Response**

![Figure 19. Large Signal Pulse Response](image)
Typical Performance Characteristics (continued)

Figure 20.

HD2 vs. VOUT

Figure 21.

HD2 vs. VOUT

Figure 22.

HD2 vs. VOUT

Figure 23.

HD2 & HD3 vs. Frequency

Figure 24.

HD2 vs. VOUT

Figure 25.
Typical Performance Characteristics (continued)

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Figure 30.

Figure 31.
GENERAL DESIGN EQUATION

The LMH6609 is a unity gain stable voltage feedback amplifier. The matched input bias currents track well over temperature. This allows the DC offset to be minimized by matching the impedance seen by both inputs.

GAIN

The non-inverting and inverting gain equations for the LMH6609 are as follows:

\[
\text{NON-INVERTING GAIN : } 1 + \frac{R_F}{R_G} \\
\text{INVERTING GAIN : } -\frac{R_F}{R_G}
\]

(1)

Figure 32. Typical Non-Inverting Application
Figure 33. Typical Inverting Application

**Note:** \( R_S \) provides DC bias for non-inverting input.

\( R_B, R_L \) and \( R_T \) are tied to \( V^+ / 2 \) for minimum power consumption and maximum output swing.

\[
\frac{V_{OUT}}{V_{IN}} = A_V = -\frac{R_F}{R_G}
\]

Select \( R_T \) to yield desired \( R_{IN} = R_T || R_G \)

Figure 34. Single Supply Inverting
GAIN BANDWIDTH PRODUCT

The LMH6609 is a voltage feedback amplifier, whose closed-loop bandwidth is approximately equal to the gain-bandwidth product (GBP) divided by the gain ($A_V$). For gains greater than 5, $A_V$ sets the closed-loop bandwidth of the LMH6609.

\[
\text{CLOSED LOOP BANDWIDTH} = \frac{\text{GBP}}{A_V}
\]

\[
A_V = \frac{(R_F + R_G)}{R_G}
\]

\[
\text{GBP} = 240\text{MHz}
\]

For gains less than 5, refer to the frequency response plots to determine maximum bandwidth. For large signal bandwidth the slew rate is a more accurate predictor of bandwidth.

\[
f_{\text{MAX}} = \frac{S_R}{2\pi V_P}
\]

Where $f_{\text{MAX}}$ = bandwidth, $S_R$ = Slew rate and $V_P$ = peak amplitude.

OUTPUT DRIVE AND SETTLING TIME PERFORMANCE

The LMH6609 has large output current capability. The 100mA of output current makes the LMH6609 an excellent choice for applications such as:

- Video Line Drivers
- Distribution Amplifiers
When driving a capacitive load or coaxial cable, include a series resistance $R_{\text{OUT}}$ to back match or improve settling time. Refer to the Driving Capacitive Loads section for guidance on selecting an output resistor for driving capacitive loads.

**EVALUATION BOARDS**

TI offers the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the data sheet plots were measured with these boards.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>Board Part #</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMH6609MA</td>
<td>SOIC</td>
<td>LMH730227</td>
</tr>
<tr>
<td>LMH6609MF</td>
<td>SOT-23</td>
<td>LMH730216</td>
</tr>
</tbody>
</table>

**CIRCUIT LAYOUT CONSIDERATION**

A proper printed circuit layout is essential for achieving high frequency performance. TI provides evaluation boards for the LMH6609 as shown above. These boards were laid out for optimum, high-speed performance. The ground plane was removed near the input and output pins to reduce parasitic capacitance. Also, all trace lengths were minimized to reduce series inductances.

Supply bypassing is required for the amplifiers performance. The bypass capacitors provide a low impedance return current path at the supply pins. They also provide high frequency filtering on the power supply traces. 10μF tantalum and .01μF capacitors are recommended on both supplies (from supply to ground). In addition, a 0.1μF ceramic capacitor can be added from $V^+$ to $V^-$ to aid in second harmonic suppression.

**DRIVING CAPACITIVE LOADS**

Capacitive output loading applications will benefit from the use of a series output resistor $R_{\text{OUT}}$. Figure 36 shows the use of a series output resistor, $R_{\text{OUT}}$, as it might be applied when driving an analog to digital converter. The charts “Suggested $R_O$ vs. Cap Load” in the Typical Performance Section give a recommended value for mitigating capacitive loads. The values suggested in the charts are selected for .5dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of $R_O$ can be reduced slightly from the recommended values. There will be amplitude lost in the series resistor unless the gain is adjusted to compensate; this effect is most noticeable with heavy resistive loads.

![Figure 36. Driving Capacitive Loads with $R_{\text{OUT}}$ for Improved Stability](image-url)
COMPONENT SELECTION AND FEEDBACK RESISTOR

Surface mount components are highly recommended for the LMH6609. Leaded components will introduce unpredictable parasitic loading that will interfere with proper device operation. Do not use wire wound resistors.

The LMH6609 operates best with a feedback resistor of approximately $250\,\Omega$ for all gains of $+2$ and greater and for $-1$ and less. With lower gains in particular, large value feedback resistors will exaggerate the effects of parasitic capacitances and may lead to ringing on the pulse response and frequency response peaking. Large value resistors also add undesirable thermal noise. Feedback resistors that are much below $100\,\Omega$ will load the output stage, which will reduce voltage output swing, increase device power dissipation, increase distortion and reduce current available for driving the load.

In the buffer configuration the output should be shorted directly to the inverting input. This feedback does not load the output stage because the inverting input is a high impedance point and there is no gain set resistor to ground.

OPTIMIZING DC ACCURACY

The LMH6609 offers excellent DC accuracy. The well-matched inputs of this amplifier allows even better performance if care is taken to balance the impedances seen by the two inputs. The parallel combination of the gain setting $R_G$ and feedback $R_F$ resistors should be equal to $R_{SEQ}$, the resistance of the source driving the op amp in parallel with any terminating Resistor (See Figure 32). Combining this with the non inverting gain equation gives the following parameters:

$$R_F = \frac{AVR_{SEQ}}{R_F}$$

$$R_G = \frac{R_F}{(AV-1)}$$

For Inverting gains the bias current cancellation is accomplished by placing a resistor $R_B$ on the non-inverting input equal in value to the resistance seen by the inverting input (See Figure 33). $R_B = R_F || (R_G + R_S)$

The additional noise contribution of $R_B$ can be minimized by the use of a shunt capacitor (not shown).

POWER DISSIPATION

The LMH6609 has the ability to drive large currents into low impedance loads. Some combinations of ambient temperature and device loading could result in device overheating. For most conditions peak power values are not as important as RMS powers. To determine the maximum allowable power dissipation for the LMH6609 use the following formula:

$$P_{MAX} = \frac{(150^\circ - T_{AMB})}{\theta_{JA}}$$ (4)

Where $T_{AMB}$ = Ambient temperature ($^\circ$C) and $\theta_{JA}$ = Thermal resistance, from junction to ambient, for a given package ($^\circ$C/W). For the SOIC package $\theta_{JA}$ is $148^\circ$C/W, for the SOT-23 it is $250^\circ$C/W. $150^\circ$C is the absolute maximum limit for the internal temperature of the device.

Either forced air cooling or a heat sink can greatly increase the power handling capability for the LMH6609.

VIDEO PERFORMANCE

The LMH6609 has been designed to provide good performance with both PAL and NTSC composite video signals. The LMH6609 is specified for PAL signals. NTSC performance is typically marginally better due to the lower frequency content of the signal. Performance degrades as the loading is increased, therefore best performance will be obtained with back-terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. This means that the device should be configured for a gain of 2 in order to have a net gain of 1 after the terminating resistor. (See Figure 37)
ESD PROTECTION

The LMH6609 is protected against electrostatic discharge (ESD) on all pins. The LMH6609 will survive 2000V Human Body model or 200V Machine model events.

Under closed loop operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes may be evident. For instance, if the amplifier is powered down and a large input signal is applied the ESD diodes will conduct.

TRANSIMPEDEANCE AMPLIFIER

The low input current noise and unity gain stability of the LMH6609 make it an excellent choice for transimpedance applications. Figure 38 illustrates a low noise transimpedance amplifier that is commonly implemented with photo diodes. \(R_F\) sets the transimpedance gain. The photo diode current multiplied by \(R_F\) determines the output voltage.

The capacitances are defined as:
- \(C_D\) = Equivalent Diode Capacitance
- \(C_F\) = Feedback Capacitance

The feedback capacitor is used to give optimum flatness and stability. As a starting point the feedback capacitance should be chosen as \(\frac{1}{2}\) of the Diode capacitance. Lower feedback capacitors will peak frequency response.
Rectifier

The large bandwidth of the LMH6609 allows for high-speed rectification. A common rectifier topology is shown in Figure 39. $R_1$ and $R_2$ set the gain of the rectifier.

![Rectifier Topology](image)

Figure 39. Rectifier Topology
## REVISION HISTORY

<table>
<thead>
<tr>
<th>Changes from Revision E (March 2013) to Revision F</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed layout of National Data Sheet to TI format</td>
<td>17</td>
</tr>
</tbody>
</table>

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated

Product Folder Links: LMH6609
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead finish/ Ball material</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMH6609 MDC</td>
<td>ACTIVE</td>
<td>DIESALE</td>
<td>Y</td>
<td>0</td>
<td>400</td>
<td>RoHS &amp; Green</td>
<td>Call TI</td>
<td>Level-1-NA-UNLIM</td>
<td>-40 to 85</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LMH6609MA</td>
<td>LIFEBUY</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>95</td>
<td>Non-RoHS &amp; Green</td>
<td>Call TI</td>
<td>Level-1-235C-UNLIM</td>
<td>-40 to 85</td>
<td>LMH6609MA</td>
<td></td>
</tr>
<tr>
<td>LMH6609MA/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>95</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>LMH6609MA</td>
<td></td>
</tr>
<tr>
<td>LMH6609MX/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>LMH6609MA</td>
<td></td>
</tr>
<tr>
<td>LMH6609MF/NOPB</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>A89A</td>
<td></td>
</tr>
<tr>
<td>LMH6609MFX/NOPB</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>A89A</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JESD709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMH6609MAX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.5</td>
<td>5.4</td>
<td>2.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LMH6609MF/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>LMH6609MFX/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMH6609MAX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMH6609MF/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMH6609MFX/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
TUBE

All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Name</th>
<th>Package Type</th>
<th>Pins</th>
<th>SPQ</th>
<th>L (mm)</th>
<th>W (mm)</th>
<th>T (µm)</th>
<th>B (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMH6609MA</td>
<td>D</td>
<td>SOIC</td>
<td>8</td>
<td>95</td>
<td>495</td>
<td>8</td>
<td>4064</td>
<td>3.05</td>
</tr>
<tr>
<td>LMH6609MA/NOPB</td>
<td>D</td>
<td>SOIC</td>
<td>8</td>
<td>95</td>
<td>495</td>
<td>8</td>
<td>4064</td>
<td>3.05</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated