

LP3986

www.ti.com

# LP3986 Dual Micropower 150 mA Ultra Low-Dropout CMOS Voltage Regulators in DSBGA Package

Check for Samples: LP3986

# FEATURES

- Miniature 8-I/O DSBGA Package
- Stable With 1µF Ceramic and High Quality Tantalum Output Capacitors
- Fast Turn-on
- Two Independent Regulators
- Logic Controlled Enable
- Over Current and Thermal Protection

## **APPLICATIONS**

- CDMA Cellular Handsets
- GSM Cellular Handsets
- Portable Information Appliances
- Portable Battery Applications

## DESCRIPTION

The LP3986 is a 150 mA dual low dropout regulator designed for portable and wireless applications with demanding performance and board space requirements.

The LP3986 is stable with a small 1  $\mu$ F ±30% ceramic output capacitor requiring smallest possible board space.

The LP3986's performance is optimized for battery powered systems to deliver ultra low noise, extremely low dropout voltage and low quiescent current independent of load current. Regulator ground current increases very slightly in dropout, further prolonging the battery life. Optional external bypass capacitor reduces the output noise further without slowing down the load transient response. Fast start-up time is achieved by utilizing a speed-up circuit that actively pre-charges the bypass capacitor. Power supply rejection is better than 60 dB at low frequencies and 55 dB at 10 kHz. High power supply rejection is maintained at low input voltage levels common to battery operated circuits.

The LP3986 is available in a DSBGA package. Performance is specified for a -40°C to +125°C temperature range. For single LDO applications, please refer to the LP3985 datasheet.


	VALUE	UNIT
Guaranteed output current per regulator	150	mA
Typical quiescent current when both regulators in shutdown mode	1	nA
Typical dropout voltage at 150 mA output current	60	mV
Typical ground current	115	μA
Typical output noise	40	μV
Fast turn-on circuit	200	μs
Junction temperature	-40 to +125	°C

#### Table 1. Key Specifications


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



# **Typical Application Circuit**



# **Block Diagram**



# **Pin Functions**


### **PIN DESCRIPTIONS**

Name	DSBGA <sup>(1)</sup>	Function							
V <sub>OUT2</sub>	A1	Output Voltage of the second LDO							
EN <sub>2</sub>	B1	Enable input for the second LDO							
BYPASS	C1	Bypass capacitor for the bandgap							
GND	C2	Common ground							
GND	C3	Common ground							
EN1	B3	Enable input for the first LDO							
V <sub>OUT1</sub>	A3	Output Voltage of the first LDO							
V <sub>IN</sub>	A2	Common input for both LDOs							

(1) The pin numbering scheme for the DSBGA package was revised in April 2002 to conform to JEDEC standard. Only the pin numbers were revised. No changes to the physical location of the inputs/outputs were made. For reference purposes, the obsolete numbering scheme had V<sub>OUT2</sub> as pin 1, EN<sub>2</sub> as pin 2, BYPASS as pin 3, GND as pins 4 and 5, EN<sub>1</sub> as pin 6, V<sub>OUT1</sub> as pin 7, and V<sub>IN</sub> as pin 8.



### **Connection Diagram**



#### 8 Bump DSBGA Package – Top View See Package Number YZR0008



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings (1) (2)(3)

V <sub>IN</sub> , V <sub>EN</sub>	-0.3 to 6.5V
V <sub>OUT</sub>	-0.3 to (V <sub>IN</sub> +0.3V) ≤ 6.5V
Junction Temperature	150°C
Storage Temperature	-65°C to +150°C
Pad Temp. <sup>(4)</sup>	235°C
Maximum Power Dissipation <sup>(5)</sup>	364mW
ESD Rating <sup>(6)</sup> Human Body Model Machine Model	2kV 200V

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see Electrical Characteristics.

(2) All voltages are with respect to the potential at the GND pin.

- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.
- (4) Additional information on pad temperature can be found in TI's AN-1112 application report (SNVA009).
- (5) The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula:  $P_D = (T_J T_A)/\theta_{JA}$ , Where  $T_J$  is the junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance. The 364mW rating appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150°C, for  $T_J$ , 70°C for  $T_A$ , and 220°C/W for  $\theta_{JA}$ . More power can be dissipated safely at ambient temperatures below 70°C. Less power can be dissipated safely at ambient temperatures above 70°C. The Absolute Maximum power dissipation can be increased by 4.5mW for each degree below 70°C, and it must be derated by 4.5mW for each degree above 70°C.

(6) The human body model is 100pF discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013

FXAS

### Operating Ratings (1) (2)

- p - · · · · · · · · · · · · · · · · ·	
V <sub>IN</sub>	2.7 to 6V
V <sub>EN</sub>	0 to $(V_{IN} + 0.3V) \le 6V$
Junction Temperature	-40°C to +125°C
Thermal Resistance	
θ <sub>JA</sub>	220°C/W
Maximum Power Dissipation <sup>(3)</sup>	250mW

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see Electrical Characteristics.

(2) All voltages are with respect to the potential at the GND pin.

(3) Like the Absolute Maximum power dissipation, the maximum power dissipation for operation depends on the ambient temperature. The 250mW rating appearing under Operating Ratings results from substituting the maximum junction temperature for operation, 125°C, for T<sub>J</sub>, 70°C for T<sub>A</sub>, and 220°C/W for θ<sub>JA</sub> into (1) above. More power can be dissipated at ambient temperatures below 70°C. Less power can be dissipated at ambient temperatures above 70°C. The maximum power dissipation for operation can be increased by 4.5mW for each degree below 70°C, and it must be derated by 4.5mW for each degree above 70°C.

## **Electrical Characteristics**

Unless otherwise specified:  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $C_{IN} = 1 \ \mu$ F,  $I_{OUT} = 1 \ \mu$ F,  $C_{OUT} = 1 \ \mu$ F,  $C_{BYPASS} = 0.01 \ \mu$ F. Typical values and limits appearing in standard typeface are for  $T_J = 25^{\circ}$ C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation,  $-40^{\circ}$ C to  $+125^{\circ}$ C. <sup>(1)</sup> <sup>(2)</sup>

Symphol	Bananatan	O and Miles and	Ŧ	Li		
Symbol	Parameter	Conditions	Тур	Min	Max	Units
	Output Voltage Tolerance	I <sub>OUT</sub> = 1mA		-2.5 <b>-3.0</b>	2.5 <b>3.0</b>	% of V <sub>OUT(nom)</sub>
ΔV <sub>OUT</sub>	Line Regulation Error <sup>(3)</sup>	$V_{IN} = (V_{OUT(nom)} + 0.5V)$ to 6.0V, $I_{OUT} = 1 \text{ mA}$	0.006		0.092 <b>0.128</b>	%/V
	Load Regulation Error <sup>(4)</sup>	I <sub>OUT</sub> = 1mA to 150 mA	0.003		0.006 <b>0.01</b>	%/mA
	Output AC Line Regulation	$V_{IN} = V_{OUT(nom)} + 1V,$ $I_{OUT} = 150 \text{ mA} \text{ (Figure 1)}$	1.5			mV <sub>P-P</sub>
PSRR Power Sup	Dawar Gurahu Daiastian Datia	V <sub>IN</sub> = 3.1V, f = 1 kHz, I <sub>OUT</sub> = 50 mA (Figure 2)	60			
	Power Supply Rejection Ratio	$V_{IN} = 3.1V,$ f = 10 kHz, I <sub>OUT</sub> = 50 mA (Figure 2)	50			— dB
l <sub>Q</sub>	Quiescent Current	Both Regulators ON $V_{EN} = 1.4V, I_{OUT} = 0 \text{ mA}$	115		200	
		Both Regulators ON $V_{EN} = 1.4V$ , $I_{OUT} = 0$ to 150 mA	220		320	
		One Regulator ON $V_{EN} = 1.4 V I_{OUT} = 0 mA$	75		130	μΑ
		One Regulator ON $V_{EN} = 1.4V I_{OUT} = 0$ to 150 mA	130		200	
		V <sub>EN</sub> = 0.4V, Both Regulators OFF (shutdown)	0.001		2 4	
	Dropout Voltage <sup>(5)</sup>	I <sub>OUT</sub> = 1 mA I <sub>OUT</sub> = 150 mA	0.4 60		2 100	mV
I <sub>SC</sub>	Short Circuit Current Limit	Output Grounded	600			mA

(1) All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production with T<sub>J</sub> = 25°C or correlated using Statistical Quality Control (SQC) methods. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

 (2) The target output voltage, which is labeled V<sub>OUT(nom)</sub>, is the desired voltage option.
(3) The output voltage changes slightly with line voltage. An increase in the line voltage results in a slight increase in the output voltage and vice versa.

(4) The output voltage changes slightly with load current. An increase in the load current results in a slight decrease in the output voltage and vice versa. Tested limit applies to Vout 's of 2.5V and greater.

Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. (5)

4 Submit Documentation Feedback



.P3986

www.ti.com

### **Electrical Characteristics (continued)**

Unless otherwise specified:  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $C_{IN} = 1 \ \mu\text{F}$ ,  $I_{OUT} = 1 \ \mu\text{F}$ ,  $C_{OUT} = 1 \ \mu\text{F}$ ,  $C_{BYPASS} = 0.01 \ \mu\text{F}$ . Typical values and limits appearing in standard typeface are for  $T_J = 25^{\circ}\text{C}$ . Limits appearing in **boldface type** apply over the entire junction temperature range for operation,  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . <sup>(1)</sup>

0 milest	Barrantan	O an Illiana	<b>T</b>	Li		
Symbol	Parameter	Conditions	Тур	Min	Max	Units
I <sub>OUT(PK)</sub>	Peak Output Current <sup>(6)</sup>	V <sub>OUT</sub> ≥ V <sub>OUT(nom)</sub> - 5%	500	300		mA
T <sub>ON</sub>	Turn-On Time <sup>(7)</sup>	C <sub>BYPASS</sub> = 0.01 µF	200			μs
e <sub>n</sub>	Output Noise Voltage	BW = 10 Hz to 100 kHz, $C_{OUT} = 1\mu F$	40			µVrms
ρn(1/f)	Output Noise Density	f = 120 Hz, C <sub>OUT</sub> = 1μF	1			µV/√Hz
I <sub>EN</sub>	Maximum Input Current at EN	$V_{EN} = 0.4$ and $V_{IN} = 6V$	±10			nA
V <sub>IL</sub>	Maximum Low Level Input Voltage at EN	$V_{IN} = 2.7$ to 6V			0.4	V
VIH	Minimum High Level Input Voltage at EN	V <sub>IN</sub> = 2.7 to 6V		1.4		V
Xtalk	Croastally Dejection		-60			
	Crosstalk Rejection		-60			dB
		All $V_{OUT} > = 2.5V$ ,		1		μF
C <sub>IN</sub>	Input capacitance <sup>(8)</sup>	If $V_{OUT} = 1.8V$ , $V_{IN\_MIN} = 2.9V$		4.7		μF
C <sub>OUT</sub>	Capacitance <sup>(8)</sup>	All $V_{OUT} > = 2.5V$ ,		1	22	μF
		If $V_{OUT} = 1.8V$ , $V_{IN\_MIN} = 2.9V$		2.2	22	μF
	ESR	See <sup>(9)</sup>		5	500	mΩ


(6)

 $I_{PEAK}$  guaranteed for Vout 's of 2.5V and greater. Turn-on time is that between the enable input just exceeding V<sub>IH</sub> and the output voltage just reaching 95% of its nominal value. Range of capacitor values for which the device will remain stable. This electrical specification is guaranteed by design. (7)

(8)

(9) Range of capacitor ESR values for which the device will remain stable. This electrical specification is guaranteed by design.

## **TEST SIGNALS**








Figure 2. PSRR Input Test Signal





SNVS142U-AUGUST 2001-REVISED FEBRUARY 2013

#### www.ti.com

**TYPICAL PERFORMANCE CHARACTERISTICS** 

Unless otherwise specified,  $C_{IN} = C_{OUT} \ 1\mu F$  Ceramic,  $C_{BP} = 0.01\mu F$ ,  $V_{IN} = V_{OUT} + 0.5$ ,  $T_A = 25^{\circ}C$ , both enable pins are tied to  $V_{IN}$ 





RESPONSE TIME (100  $\mu$ s/Div) Figure 8.

 $I_{L1} = 150 \, \text{mA}$ 

V<sub>OUT2</sub>

 $I_{L2} = 1 \text{ mA}$ 


(10 mV/Div)

V<sub>OUT2</sub>

(10 mV/Div)

 $V_{IN}$ 

SNVS142U-AUGUST 2001-REVISED FEBRUARY 2013



# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

Unless otherwise specified,  $C_{IN} = C_{OUT} \ 1\mu$ F Ceramic,  $C_{BP} = 0.01\mu$  F,  $V_{IN} = V_{OUT} + 0.5$ ,  $T_A = 25^{\circ}$ C, both enable pins are tied to




www.ti.com



#### SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013

# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

Unless otherwise specified,  $C_{IN}=C_{OUT}$  1µF Ceramic, C <sub>BP</sub>= 0.01µ F,  $V_{IN} = V_{OUT}$  + 0.5,  $T_A$ = 25°C, both enable pins are tied to  $V_{IN}$ 





## **APPLICATION HINTS**

#### **EXTERNAL CAPACITORS**

Like any low-dropout regulator, the LP3986 requires external capacitors for regulator stability. The LP3986 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### INPUT CAPACITOR

An input capacitance of  $\approx 1\mu$ F is required between the LP3986 input pin and ground (the amount of the capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a lowimpedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be  $\approx 1\mu$ F over the entire operating temperature range.

#### **OUTPUT CAPACITOR**

The LP3986 is designed specifically to work with very small ceramic output capacitors, any ceramic capacitor (temperature characteristics X7R, X5R, Z5U or Y5V) in 1 to 22  $\mu$ F range with 5m $\Omega$  to 500m $\Omega$  ESR range is suitable in the LP3986 application circuit.

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see next section Capacitor Characteristics).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR (Equivalent Series Resistance) value which is within a stable range.

#### **NO-LOAD STABILITY**

The LP3986 will remain stable and in regulation with no-load (other than the internal voltage divider). This is specially important in CMOS RAM keep-alive applications.

### CAPACITOR CHARACTERISTICS

The LP3986 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1µF to 4.7µF range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1µF ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability by the LP3986.

The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of -55°C to +125°C, will only vary the capacitance to within ±15%. Most large value ceramic capacitors ( $\approx 2.2\mu$ F) are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature goes from 25°C to 85°C. Therefore, X7R is recommended over Z5U and Y5 in applications where the ambient temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1µF to 4.7µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from  $25^{\circ}$ C down to  $-40^{\circ}$ C, so some guard band must be allowed.



### NOISE BYPASS CAPACITOR

Connecting a  $0.01\mu$ F capacitor between the C<sub>BYPASS</sub> pin and ground significantly reduces noise on the regulator output. This cap is connected directly to a high impedance node in the band gap reference circuit. Any significant loading on this node will cause a change on the regulated output voltage. For this reason, DC leakage current through this pin must be kept as low as possible for best output voltage accuracy. The use of this 0.01 $\mu$ F bypass capacitor is strongly recommended to prevent overshoot on the output during start up.

The types of capacitors best suited for the noise bypass capacitor are ceramic and film. High-quality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. Polypropolene and polycarbonate film capacitors are available in small surface-mount packages and typically have extremely low leakage current.

Unlike many other LDOs, addition of a noise reduction capacitor does not effect the transient response of the device.

### **ON/OFF INPUT OPERATION**

The LP3986 is turned off by pulling the V<sub>EN</sub> pin low, and turned on by pulling it high. If this feature is not used, the V<sub>EN</sub> pin should be tied to V<sub>IN</sub> to keep the regulator output on at all times. To assure proper operation, the signal source used to drive the V<sub>EN</sub> input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V<sub>IL</sub> and V<sub>IH</sub>.

#### FAST ON-TIME

The LP3986 outputs are turned on after  $V_{ref}$  voltage reaches its final value (1.23V nominal). To speed up this process, the noise reduction capacitor at the bypass pin is charged with an internal 70µA current source. The current source is turned off when the bandgap voltage reaches approximately 95% of its final value. The turn on time is determined by the time constant of the bypass capccitor. The smaller the capacitor value, the shorter the turn on time, but less noise gets reduced. As a result, turn on time and noise reduction need to be taken into design consideration when choosing the value of the bypass capacitor.

#### DSBGA MOUNTING

The DSBGA package requires specific mounting techniques which are detailed in TI's AN-1112 application report (SNVA009), in particular the section *Surface Mount Assembly Considerations*.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

#### DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct sunlight will cause misoperation of the device. Light sources such as halogen lamps can effect electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has very little effect on performance. A DSBGA test board was brought to within 1cm of a fluorescent desk lamp and the effect on the regulated output voltage was negligible, showing a deviation of less than 0.1% from nominal.

SNVS142U-AUGUST 2001-REVISED FEBRUARY 2013

# **REVISION HISTORY**

Cł	nanges from Revision T (February 2013) to Revision U	Page
•	Changed layout of National Data Sheet to TI format	11



www.ti.com



# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		5		,	(2)	(6)	(3)		(4,5)	
LP3986TL-2518/NOPB	ACTIVE	DSBGA	YZR	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		D 30	Samples
LP3986TL-2525/NOPB	ACTIVE	DSBGA	YZR	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		D 27	Samples
LP3986TL-2828/NOPB	ACTIVE	DSBGA	YZR	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D 10	Samples
LP3986TL-3030/NOPB	ACTIVE	DSBGA	YZR	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D 12	Samples
LP3986TLX285285/NOPB	ACTIVE	DSBGA	YZR	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		D 11	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3986TL-2518/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LP3986TL-2525/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LP3986TL-2828/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LP3986TL-3030/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LP3986TLX285285/NOPB	DSBGA	YZR	8	3000	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1



# PACKAGE MATERIALS INFORMATION


31-Aug-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3986TL-2518/NOPB	DSBGA	YZR	8	250	208.0	191.0	35.0
LP3986TL-2525/NOPB	DSBGA	YZR	8	250	208.0	191.0	35.0
LP3986TL-2828/NOPB	DSBGA	YZR	8	250	208.0	191.0	35.0
LP3986TL-3030/NOPB	DSBGA	YZR	8	250	208.0	191.0	35.0
LP3986TLX285285/NOPB	DSBGA	YZR	8	3000	208.0	191.0	35.0

# YZR0008



B. This drawing is subject to change without notice.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated