

LP3856-ADJ 3A Fast Response Ultra Low Dropout Linear Regulators

Check for Samples: LP3856-ADJ

FEATURES

- Ultra Low Dropout Voltage
- Stable with Selected Ceramic Capacitors
- Low Ground Pin Current
- Load Regulation of 0.08%
- 10nA Quiescent Current in Shutdown Mode
- Specified Output Current of 3A DC
- Available in DDPAK/TO-263 and TO-220 Packages
- Overtemperature/Overcurrent Protection
- -40°C to +125°C Junction Temperature Range

APPLICATIONS

- Microprocessor Power Supplies
- GTL, GTL+, BTL, and SSTL Bus Terminators
- Power Supplies for DSPs
- SCSI Terminator
- Post Regulators
- High Efficiency Linear Regulators
- Battery Chargers
- Other Battery Powered Applications

DESCRIPTION

The LP3856-ADJ fast ultra low-dropout linear regulators operate from a +2.5V to +7.0V input supply. These ultra low dropout linear regulators respond very quickly to step changes in load, which makes them suitable for low voltage microprocessor applications. The LP3856-ADJ is developed on a CMOS process which allows low quiescent current operation independent of output load current. This CMOS process also allows the LP3856-ADJ to operate under extremely low dropout conditions.


Dropout Voltage: Ultra low dropout voltage; typically 39mV at 300mA load current and 390mV at 3A load current.

Ground Pin Current: Typically 4mA at 3A load current.

Shutdown Mode: Typically 10nA quiescent current when the shutdown pin is pulled low.

Adjustable Output Voltage: The output voltage may be programmed via two external resistors.

TYPICAL APPLICATION CIRCUIT



**See Application Hints

M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

CONNECTION DIAGRAM









Figure 2. DDPAK/TO-263-5 Package (Top View)

PIN DESCRIPTION for TO-220-5 and DDPAK/TO-263-5 Packages

Pin #		LP3856-ADJ						
	Name	Function						
1	SD	Shutdown						
2	V _{IN}	Input Supply						
3	GND	Ground						
4	V _{OUT}	Output Voltage						
5	ADJ	Set Output Voltage						

BLOCK DIAGRAM

LP3856-ADJ



www.ti.com

ABSOLUTE MAXIMUM RATINGS (1)

	VALUE / UNITS
Storage Temperature Range	−65°C to +150°C
Lead Temperature	
(Soldering, 5 sec.)	260°C
ESD Rating (2)	2 kV
Power Dissipation (3)	Internally Limited
Input Supply Voltage (Survival)	−0.3V to +7.5V
Shutdown Input Voltage (Survival)	-0.3V to 7.5V
Output Voltage (Survival), (4), (5)	-0.3V to +6.0V
I _{OUT} (Survival)	Short Circuit Protected

- (1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specifications and test conditions, see Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- The human body model is a 100pF capacitor discharged through a $1.5k\Omega$ resistor into each pin.
- At elevated temperatures, devices must be derated based on package thermal resistance. The devices in TO-220 package must be derated at $\theta_{jA} = 50^{\circ}$ C/W (with 0.5in², 1oz. copper area), junction-to-ambient (with no heat sink). The devices in the DDPAK/TO-263 surface-mount package must be derated at $\theta_{jA} = 60^{\circ}$ C/W (with 0.5in², 1oz. copper area), junction-to-ambient. See Application Hints.
- (4) If used in a dual-supply system where the regulator load is returned to a negative supply, the output must be diode-clamped to ground.
 (5) The output PMOS structure contains a diode between the V_{IN} and V_{OUT} terminals. This diode is normally reverse biased. This diode will get forward biased if the voltage at the output terminal is forced to be higher than the voltage at the input terminal. This diode can typically withstand 200mA of DC current and 1Amp of peak current.

RECOMMENDED OPERATING CONDITIONS

	VALUE / UNITS
Input Supply Voltage (Operating), (1)	2.5V to 7.0V
Shutdown Input Voltage (Operating)	-0.3V to 7.0V
Maximum Operating Current (DC)	3A
Operating Junction Temp. Range	-40°C to +125°C

Product Folder Links: LP3856-ADJ

(1) The minimum operating value for V_{IN} is equal to either [V_{OUT(NOM)} + V_{DROPOUT}] or 2.5V, whichever is greater.



ELECTRICAL CHARACTERISTICS — LP3856-ADJ

Limits in standard typeface are for $T_J = 25$ °C, and limits in **boldface type** apply over the **full operating temperature range**. Unless otherwise specified: $V_{IN} = V_{O(NOM)} + 1V$, $I_L = 10$ mA, $C_{OUT} = 10\mu F$, $V_{SD} = 2V$.

0	B	O and distance	T (1)	LP3856	-ADJ ⁽²⁾	Units	
Symbol	Parameter	Conditions	Typ ⁽¹⁾	Min	Max	Units	
V_{ADJ}	Adjust Pin Voltage	$V_{OUT} + 1V \le V_{IN} \le 7V$, 10 mA $\le I_L \le 3A$	1.216	1.198 1.180	1.234 1.253	٧	
I _{ADJ}	Adjust Pin Input Current	$V_{OUT} + 1V \le V_{IN} \le 7V$, 10 mA $\le I_L \le 3A$	10		100	nA	
ΔV_{OL}	Output Voltage Line Regulation (3)	$V_{OUT} + 1V \le V_{IN} \le 7.0V$	0.02 0.06			%	
$\Delta V_O / \Delta I_{OUT}$	Output Voltage Load Regulation ⁽³⁾	10 mA ≤ I _L ≤ 3A	0.08 0.14			%	
	Daniel Voltage (4)	I _L = 300 mA	39		55 75	\/	
V _{IN} - V _{OUT}	Dropout Voltage (4)	I _L = 3A	390		500 700	mV	
	Ground Pin Current In Normal	I _L = 300 mA	4		9 10		
	Operation Mode	I _L = 3A	4		9 10	mA	
	Ground Pin Current In Shutdown	V _{SD} ≤ 0.3V	0.01		10		
I_{GND}	Mode	-40°C ≤ T _J ≤ 85°C			50	μA	
I _{O(PK)}	Peak Output Current	V _O ≥ V _{O(NOM)} - 4%	4.5			Α	
Short Circu	uit Protection						
I _{SC}	Short Circuit Current		6			Α	
Shutdown	Input			!			
	Object descent Through add	V _{SDT} Rising from 0.3V until Output = ON	1.3	2		.,	
V_{SDT}	Shutdown Threshold	V _{SDT} Falling from 2.0V until Output = OFF	1.3		0.3	V	
T_{dOFF}	Turn-off delay	$I_L = 3A$	20			μs	
T_{dON}	Turn-on delay	$I_L = 3A$	25			μs	
I _{SD}	SD Input Current	$V_{SD} = V_{IN}$	1			nA	
AC Parame	eters	•		•			
DCDD	Disale Deiesting	V _{IN} = V _{OUT} + 1V, C _{OUT} = 10uF V _{OUT} = 3.3V, f = 120Hz	73			40	
PSRR	Ripple Rejection	$V_{IN} = V_{OUT} + 0.5V, C_{OUT} = 10uF$ $V_{OUT} = 3.3V, f = 120Hz$	57			dB	
$\rho_{n(I/f}$	Output Noise Density	f = 120Hz	0.8			μV	
	Output Noise Voltage	BW = 10Hz - 100kHz, V _{OUT} = 2.5V	150			μV	
e _n	Output Noise Voltage	BW = 300Hz - 300kHz, V _{OUT} = 2.5V	100			(rms)	

⁽¹⁾ Typical numbers are at 25°C and represent the most likely parametric norm.

⁽²⁾ Limits are verified by testing, design, or statistical correlation.


⁽³⁾ Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage. Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current.

⁽⁴⁾ Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value. Dropout voltage specification applies only to output voltages of 2.5V and above. For output voltages below 2.5V, the drop-out voltage is nothing but the input to output differential, since the minimum input voltage is 2.5V.



TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified: $T_J = 25^{\circ}C$, $C_{OUT} = 10\mu F$, $C_{IN} = 10\mu F$, S/D pin is tied to V_{IN} , $V_{OUT} = 2.5V$, $V_{IN} = V_{O(NOM)} + 1V$, $I_L = 10\mu F$, $V_{IN} = V_{O(NOM)} + 1V$ 10 mA.






Figure 3.

Ground Current vs Output Voltage IL=3A




Figure 5.

DC Load Reg. vs Junction Temperature





Figure 7.

Ground Current vs Output Load Current



Shutdown IQ vs Junction Temperature




Figure 6.

DC Line Regulation vs Temperature




Figure 8.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified: $T_J = 25^{\circ}C$, $C_{OUT} = 10\mu F$, $C_{IN} = 10\mu F$, S/D pin is tied to V_{IN} , $V_{OUT} = 2.5V$, $V_{IN} = V_{O(NOM)} + 1V$, $I_L = 10$ mA.




Figure 9.





Figure 11.



Noise vs Frequency

3.000

2.500

IL = 100mA

C_{IN} = C_{OUT} = 10μF

1.500

0.500

0.000

100

1k

10k

10k

FREQUENCY (Hz)

Figure 10.





Figure 12.



TIME (50μs/DIV)
Figure 14.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified: T_J = 25°C, C_{OUT} = 10 μ F, C_{IN} = 10 μ F, S/D pin is tied to V_{IN} , V_{OUT} = 2.5V, V_{IN} = $V_{O(NOM)}$ + 1V, I_L = 10 mA.





Figure 15.



TIME (50µs/DIV) Figure 17.




Figure 19.




Figure 16.





Figure 18.



TIME (50μs/DIV) Figure 20.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified: $T_J = 25^{\circ}C$, $C_{OUT} = 10\mu F$, $C_{IN} = 10\mu F$, S/D pin is tied to V_{IN} , $V_{OUT} = 2.5V$, $V_{IN} = V_{O(NOM)} + 1V$, $I_L = 10\mu F$, $V_{IN} = 10\mu F$, 10 mA.




Figure 21.






Figure 23.




Figure 22.




Figure 24.



Application Hints

SETTING THE OUTPUT VOLTAGE

The output voltage is set using the resistors R1 and R2 (see Typical Application Circuit). The output is also dependent on the reference voltage (typically 1.216V) which is measured at the ADJ pin. The output voltage is given by the equation:

$$V_{OUT} = V_{ADJ} \times (1 + R1 / R2)$$
 (1)

This equation does not include errors due to the bias current flowing in the ADJ pin which is typically about 10 nA. This error term is negligible for most applications. If R1 is > $100k\Omega$, a small error may be introduced by the ADJ bias current.

The tolerance of the external resistors used contributes a significant error to the output voltage accuracy, with 1% resistors typically adding a total error of approximately 1.4% to the output voltage (this error is in addition to the tolerance of the reference voltage at $V_{AD,I}$).

TURN-ON CHARACTERISTICS FOR OUTPUT VOLTAGES PROGRAMMED TO 2.0V OR BELOW

As Vin increases during start-up, the regulator output will track the input until Vin reaches the minimum operating voltage (typically about 2.2V). For output voltages programmed to 2.0V or below, the regulator output may momentarily exceed its programmed output voltage during start up. Outputs programmed to voltages above 2.0V are not affected by this behavior.

EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. these capacitors must be correctly selected for proper performance.

INPUT CAPACITOR: An input capacitor of at least 10μF is required. Ceramic or Tantalum may be used, and capacitance may be increased without limit

OUTPUT CAPACITOR: An output capacitor is required for loop stability. It must be located less than 1 cm from the device and connected directly to the output and ground pins using traces which have no other currents flowing through them (see PCB Layout section).

The minimum amount of output capacitance that can be used for stable operation is $10\mu\text{F}$. For general usage across all load currents and operating conditions, the part was characterized using a $10\mu\text{F}$ Tantalum input capacitor. The minimum and maximum stable ESR range for the output capacitor was then measured which kept the device stable, assuming any output capacitor whose value is greater than $10\mu\text{F}$ (see Figure 25 below).




Figure 25. ESR Curve for C_{OUT} (with 10µF Tantalum Input Capacitor)

It should be noted that it is possible to operate the part with an output capacitor whose ESR is below these limits, assuming that sufficient ceramic input capacitance is provided. This will allow stable operation using ceramic output capacitors (see next section).

Product Folder Links: LP3856-ADJ



OPERATION WITH CERAMIC OUTPUT CAPACITORS

LP385X voltage regulators can operate with ceramic output capacitors if the values of input and output capacitors are selected appropriately. The total ceramic output capacitance must be equal to or less than a specified maximum value in order for the regulator to remain stable over all operating conditions. This maximum amount of ceramic output capacitance is dependent upon the amount of ceramic input capacitance used as well as the load current of the application. This relationship is shown in Figure 26, which graphs the maximum stable value of ceramic output capacitance as a function of ceramic input capacitance for load currents of 1A, 2A, and 3A. For example, if the maximum load current is 1A, a 10µF ceramic input capacitor will allow stable operation for values of ceramic output capacitance from 10µF up to about 500µF.




Figure 26. Maximum Ceramic Output Capacitance vs Ceramic Input Capacitance

If the maximum load current is 2A and a 10μF ceramic input capacitor is used, the regulator will be stable with ceramic output capacitor values from 10μF up to about 50μF. At 3A of load current, the ratio of input to output capacitance required approaches 1:1, meaning that whatever amount of ceramic output capacitance is used must also be provided at the input for stable operation. For load currents between 1A, 2A, and 3A, interpolation may be used to approximate values on the graph. When calculating the total ceramic output capacitance present in an application, it is necessary to include any ceramic bypass capacitors connected to the regulator output.

CFF (Feed Forward Capacitor)

The capacitor C_{FF} is required to add phase lead and help improve loop compensation. The correct amount of capacitance depends on the value selected for R1 (see Typical Application Circuit). The capacitor should be selected such that the zero frequency as given by the equation shown below is approximately 45 kHz:

$$Fz = 45,000 = 1 / (2 \times \pi \times R1 \times C_{FF})$$
 (2)

A good quality ceramic with X5R or X7R dielectric should be used for this capacitor.

SELECTING A CAPACITOR

It is important to note that capacitance tolerance and variation with temperature must be taken into consideration when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range. In general, a good Tantalum capacitor will show very little capacitance variation with temperature, but a ceramic may not be as good (depending on dielectric type). Aluminum electrolytics also typically have large temperature variation of capacitance value.

Equally important to consider is a capacitor's ESR change with temperature: this is not an issue with ceramics, as their ESR is extremely low. However, it is very important in Tantalum and aluminum electrolytic capacitors. Both show increasing ESR at colder temperatures, but the increase in aluminum electrolytic capacitors is so severe they may not be feasible for some applications (see Capacitor Characteristics Section).

CAPACITOR CHARACTERISTICS

CERAMIC: For values of capacitance in the 10 to 100 μ F range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less than 10 m Ω). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.

www.ti.com

Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

X7R and X5R dielectric ceramic capacitors are strongly recommended if ceramics are used, as they typically maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

TANTALUM: Solid Tantalum capacitors are typically recommended for use on the output because their ESR is very close to the ideal value required for loop compensation.

Tantalums also have good temperature stability: a good quality Tantalum will typically show a capacitance value that varies less than 10-15% across the full temperature range of 125°C to −40°C. ESR will vary only about 2X going from the high to low temperature limits.

The increasing ESR at lower temperatures can cause oscillations when marginal quality capacitors are used (if the ESR of the capacitor is near the upper limit of the stability range at room temperature).

ALUMINUM: This capacitor type offers the most capacitance for the money. The disadvantages are that they are larger in physical size, not widely available in surface mount, and have poor AC performance (especially at higher frequencies) due to higher ESR and ESL.

Compared by size, the ESR of an aluminum electrolytic is higher than either Tantalum or ceramic, and it also varies greatly with temperature. A typical aluminum electrolytic can exhibit an ESR increase of as much as 50X when going from 25°C down to -40°C.

It should also be noted that many aluminum electrolytics only specify impedance at a frequency of 120 Hz, which indicates they have poor high frequency performance. Only aluminum electrolytics that have an impedance specified at a higher frequency (between 20 kHz and 100 kHz) should be used for the LP385X. Derating must be applied to the manufacturer's ESR specification, since it is typically only valid at room temperature.

Any applications using aluminum electrolytics should be thoroughly tested at the lowest ambient operating temperature where ESR is maximum.

PCB LAYOUT

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the input, output, and ground pins of the LP3856-ADJ using traces which do not have other currents flowing in them (Kelvin connect).

The best way to do this is to lay out C_{IN} and C_{OUT} near the device with short traces to the V_{IN} , V_{OUT} , and ground pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a "single point ground".

It should be noted that stability problems have been seen in applications where "vias" to an internal ground plane were used at the ground points of the IC and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. Using a single point ground technique for the regulator and it's capacitors fixed the problem.

Since high current flows through the traces going into V_{IN} and coming from V_{OUT} , Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

RFI/EMI SUSCEPTIBILITY

RFI (radio frequency interference) and EMI (electromagnetic interference) can degrade any integrated circuit's performance because of the small dimensions of the geometries inside the device. In applications where circuit sources are present which generate signals with significant high frequency energy content (> 1 MHz), care must be taken to ensure that this does not affect the IC regulator.

If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes from the output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the IC.

Product Folder Links: LP3856-ADJ



If a load is connected to the IC output which switches at high speed (such as a clock), the high-frequency current pulses required by the load must be supplied by the capacitors on the IC output. Since the bandwidth of the regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency. The means the effective output impedance of the IC at frequencies above 100 kHz is determined only by the output capacitor(s).

In applications where the load is switching at high speed, the output of the IC may need RF isolation from the load. It is recommended that some inductance be placed between the output capacitor and the load, and good RF bypass capacitors be placed directly across the load.

PCB layout is also critical in high noise environments, since RFI/EMI is easily radiated directly into PC traces. Noisy circuitry should be isolated from "clean" circuits where possible, and grounded through a separate path. At MHz frequencies, ground planes begin to look inductive and RFI/EMI can cause ground bounce across the ground plane.

In multi-layer PCB applications, care should be taken in layout so that noisy power and ground planes do not radiate directly into adjacent layers which carry analog power and ground.

OUTPUT NOISE

Noise is specified in two ways:

Spot Noise or **Output noise density** is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency.

Total output Noise or **Broad-band noise** is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.

Attention should be paid to the units of measurement. Spot noise is measured in units $\mu V/\sqrt{Hz}$ or nV/\sqrt{Hz} and total output noise is measured in $\mu V(rms)$.

The primary source of noise in low-dropout regulators is the internal reference. In CMOS regulators, noise has a low frequency component and a high frequency component, which depend strongly on the silicon area and quiescent current. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current). Using an optimized trade-off of ground pin current and die size, LP3856-ADJ achieves low noise performance and low quiescent current operation.

The total output noise specification for LP3856-ADJ is presented in the Electrical Characteristics table. The Output noise density at different frequencies is represented by a curve under typical performance characteristics.

SHORT-CIRCUIT PROTECTION

The LP3856-ADJ is short circuit protected and in the event of a peak over-current condition, the short-circuit control loop will rapidly drive the output PMOS pass element off. Once the power pass element shuts down, the control loop will rapidly cycle the output on and off until the average power dissipation causes the thermal shutdown circuit to respond to servo the on/off cycling to a lower frequency. Please refer to the section on thermal information for power dissipation calculations.

SHUTDOWN OPERATION

A CMOS Logic low level signal at the Shutdown (\overline{SD}) pin will turn-off the regulator. Pin \overline{SD} must be actively terminated through a $10k\Omega$ pull-up resistor for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to Vin if not used.

The Shutdown (\overline{SD}) pin threshold has no voltage hysteresis. If the Shutdown pin is actively driven, the voltage transition must rise and fall cleanly and promptly.



DROPOUT VOLTAGE

The dropout voltage of a regulator is defined as the minimum input-to-output differential required to stay within 2% of the nominal output voltage. For CMOS LDOs, the dropout voltage is the product of the load current and the Rds(on) of the internal MOSFET.

REVERSE CURRENT PATH

The internal MOSFET in LP3856-ADJ has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above the input in an application, then current flows from the output to the input as the parasitic diode gets forward biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 200mA continuous and 1A peak.

POWER DISSIPATION/HEATSINKING

The LP3856-ADJ can deliver a continuous current of 3A over the full operating temperature range. A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by:

$$P_{D} = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN})I_{GND}$$

$$(3)$$

where I_{GND} is the operating ground current of the device (specified under Electrical Characteristics).

The maximum allowable temperature rise (T_{Rmax}) depends on the maximum ambient temperature (T_{Amax}) of the application, and the maximum allowable junction temperature (T_{Jmax}):

$$T_{Rmax} = T_{Jmax} - T_{Amax}$$
 (4)

The maximum allowable value for junction to ambient Thermal Resistance, θ_{JA} , can be calculated using the formula:

$$\theta_{JA} = T_{Rmax} / P_{D}$$
 (5)

LP3856-ADJ is available in TO-220 and DDPAK/TO-263 packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow. If the maximum allowable value of θ_{JA} calculated above is \geq 60 °C/W for TO-220 package and \geq 60 °C/W for DDPAK/TO-263 package no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable θ_{JA} falls below these limits, a heat sink is required.

HEATSINKING TO-220 PACKAGE

The thermal resistance of a TO-220 package can be reduced by attaching it to a heat sink or a copper plane on a PC board. If a copper plane is to be used, the values of θ_{JA} will be same as shown in next section for DDPAK/TO-263 package.

The heatsink to be used in the application should have a heatsink to ambient thermal resistance,

$$\theta_{HA} \le \theta_{JA} - \theta_{CH} - \theta_{JC}. \tag{6}$$

In this equation, θ_{CH} is the thermal resistance from the case to the surface of the heat sink and θ_{JC} is the thermal resistance from the junction to the surface of the case. θ_{JC} is about 3°C/W for a TO-220 package. The value for θ_{CH} depends on method of attachment, insulator, etc. θ_{CH} varies between 1.5°C/W to 2.5°C/W. If the exact value is unknown, 2°C/W can be assumed.

HEATSINKING DDPAK/TO-263 PACKAGE

The DDPAK/TO-263 package uses the copper plane on the PCB as a heatsink. The tab of these packages are soldered to the copper plane for heat sinking. Figure 27 shows a curve for the θ_{JA} of DDPAK/TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat sinking.






Figure 27. θ_{JA} vs Copper (1 Ounce) Area for DDPAK/TO-263 Package

As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for θ_{JA} for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.

Figure 28 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient temperatures, assuming θ_{JA} is 35°C/W and the maximum junction temperature is 125°C.




Figure 28. Maximum Power Dissipation vs Ambient Temperature for DDPAK/TO-263 Package





REVISION HISTORY

Changes from Revision D (April 2013) to Revision E				
•	Changed layout of National Data Sheet to TI format		14	

Copyright © 2003–2013, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP3856ES-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP3856ES -ADJ	Samples
LP3856ESX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP3856ES -ADJ	Samples
LP3856ET-ADJ/NOPB	ACTIVE	TO-220	NDH	5	45	RoHS & Green	SN	Level-1-NA-UNLIM	-40 to 125	LP3856ET -ADJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- ⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3856ESX-ADJ/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP3856ESX-ADJ/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LP3856ES-ADJ/NOPB	KTT	TO-263	5	45	502	25	8204.2	9.19
LP3856ET-ADJ/NOPB	NDH	TO-220	5	45	502	30	30048.2	10.74





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated