### OBSOLETE - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>™</sup> PAL<sup>®</sup> CIRCUITS

SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992


- **High-Performance Operation:** fmax (no feedback) TIBPAL16R' -5C Series ... 125 MHz Min TIBPAL16R' -7M Series . . . 100 MHz Min fmax (internal feedback) TIBPAL16R' -5C Series ... 125 MHz Min TIBPAL16R' -7M Series . . . 100 MHz Min fmax (external feedback) TIBPAL16R' -5C Series ... 117 MHz Min TIBPAL16R' -7M Series . . . 74 MHz Min **Propagation Delay** TIBPAL16L8-5C Series ... 5 ns Max TIBPAL16L8-7M Series ... 7 ns Max TIBPAL16R' -5C Series (CLK-to-Q) ... 4 ns Max TIBPAL16R '-7M Series (CLK-to-Q) ... 6.5 ns Max
- Functionally Equivalent, but Faster than, Existing 20-Pin PLDs
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
'PAL16L8	10	2	0	6
'PAL16R4	8	0	4 (3-state buffers)	4
'PAL16R6	8	0	6 (3-state buffers)	2
'PAL16R8	8	0	8 (3-state buffers)	0

C SUFFIX M SUFI		R N PACKAGE J PACKAGE
[   [   [   [   [   [   [   [   [   [	1 2 3 4 5 6 7 8 9 10	20 V <sub>CC</sub> 19 O 18 I/O 17 I/O 16 I/O 15 I/O 14 I/O 13 I/O 12 O 11 I

TIBPAL16L8' C SUFFIX . . . FN PACKAGE M SUFFIX . . . FK PACKAGE

(TOP VIEW)



Pin assignments in operating mode

#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X<sup>™</sup> circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board.

The TIBPAL16' C series is characterized from 0°C to 75°C. The TIBPAL16' M series is characterized for operation over the full military temperature range of –55°C to 125°C.


These devices are covered by U.S. Patent 4,410,987. IMPACT-X is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Advanced Micro Devices Inc.

This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.



# OBSOLETE - No Longer Available


TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992




Pin assignments in operating mode



functional block diagrams (positive logic)



TIBPAL16R4'




 $\bigcirc$  denotes fused inputs




### OBSOLETE - No Longer Available TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

functional block diagrams (positive logic)



TIBPAL16R6'




 $\sim$  denotes fused inputs



TIBPAL16L8-5C TIBPAL16L8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992


logic diagram (positive logic)





#### TIBPAL16R4-5C TIBPAL16R4-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992


logic diagram (positive logic)






TIBPAL16R6-5C TIBPAL16R6-7M

HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992








#### TIBPAL16R8-5C TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992

logic diagram (positive logic)





# TIBPAL16L8-5C HIGH-PERFORMANCE IMPACT-X™ PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) 7 V
Input voltage (see Note 1) 5.5 V
Voltage applied to disabled output (see Note 1) 5.5 V
Operating free-air temperature range
Storage temperature range

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage (see Note 2)	2		5.5	V
VIL	Low-level input voltage (see Note 2)			0.8	V
ЮН	High-level output current			-3.2	mA
IOL	Low-level output current			24	mA
TA	Operating free-air temperature	0	25	75	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

#### electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.75 V,	lj = -18 mA			-0.8	-1.5	V
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3.2 mA		2.4	2.7		V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 24 mA			0.3	0.5	V
IOZH‡	V <sub>CC</sub> = 5.25 V,	$V_{O} = 2.7 V$				100	μA
IOZL <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	$V_{O} = 0.4 V$				-100	μA
lį	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V				100	μA
IIH‡	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V				25	μA
IIL‡	V <sub>CC</sub> = 5.25 V,	$V_I = 0.4 V$				-250	μA
IOS§	V <sub>CC</sub> = 5.25 V,	$V_{O} = 0.5 V$		-30	-70	-130	mA
ICC	V <sub>CC</sub> = 5.25 V,	$V_{I} = 0,$	Outputs open			180	mA
Ci	f = 1 MHz,	VI = 2 V			8.5		pF
Co	f = 1 MHz,	$V_{O} = 2 V$			10		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

 $\ddagger$  I/O leakage is the worst case of IOZL and IIL or IOZH and IIH, respectively.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. Vo is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM		TO (OUTPUT)	TEST	TIBPAL16	6L8-5CFN			UNIT
	(INPUT)		(OUTPUT)	CONDITIONS	MIN	MAX	MIN	2AL16L8-5CJ 2AL16L8-5CN MAX 5 5.5 7 7	
	I, I/O	0, I/0	with up to 4 outputs switching		1.5	5	1.5	5	
<sup>t</sup> pd	I, I/O	0, I/0	with more than 4 outputs switching	R1 = 200 Ω, R2 = 200 Ω,	1.5	5	1.5	5.5	ns
t <sub>en</sub>	I, I/O		0, I/0	See Figure 8	2	7	2	7	ns
<sup>t</sup> dis	I, I/O		0, I/O	· · · ·	2	7	2	7	ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# OBSOLETE - No Longer Available TIBPAL16R4-5C, TIBPAL16R6-5C HIGH-PERFORMANCE *IMPACT-X*™ *PAL*<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage (see Note 2)		2		5.5	V
VIL	Low-level input voltage (see Note 2)				0.8	V
IOH	High-level output current				-3.2	mA
IOL	Low-level output current				24	mA
fclock	Clock frequency		0		125	MHz
t	Pulse duration, clock	High	4			ns
t <sub>W</sub>	Low		4			110
t <sub>su</sub>	Setup time, input or feedback before clock $\uparrow$		4.5			ns
th	Hold time, input or feedback after clock $\uparrow$		0			ns
TA	Operating free-air temperature		0	25	75	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.



# OBSOLETE - No Longer Available TIBPAL16R4-5C, TIBPAL16R6-5C HIGH-PERFORMANCE IMPACT-X<sup>™</sup> PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V,	lj = – 18 mA			-0.8	-1.5	V
VOH		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3.2 mA		2.4	2.7		V
VOL		V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 24 mA			0.3	0.5	V
IOZH <sup>‡</sup>		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V				100	μA
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V				-100	μA
Ц		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V				100	μA
IIH‡		V <sub>CC</sub> = 5.25 V,	VI = 2.7 V				25	μA
IIL‡		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V				-250	μA
los§		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V		-30	-70	-130	mA
ICC		V <sub>CC</sub> = 5.25 V,	$V_{I} = 0,$	Outputs open			200	mA
Ci	I	f = 1 MHz,	V <sub>I</sub> = 2 V			7		pF
	CLK/OE	Γ = Τ ΙVΙΠΖ,	v] = 2 v			5		2
	I/O	f = 1 MHz,	$\lambda = 2 \lambda$			10		pF
Co	Q	$I = I IVI \square Z,$	$V_{O} = 2 V$			7		μr

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	AL16R4- AL16R6-		TIBP TIBP	AL16R4 AL16R6 AL16R4 AL16R6	-5CJ -5CN	UNIT	
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
	withou	t feedback		125			125			
f <sub>max</sub> ¶	with internal feedbac	k (counter configuration)		125			125			MHz
	with exter	rnal feedback		117			111			
<sup>t</sup> pd	CLK↑	Q		1.5		4	1.5		4.5	ns
<sup>t</sup> pd	CLK↑	Internal feedback	R1 = 200 Ω,			3.5			3.5	ns
<sup>t</sup> pd	I, I/O	I/O	R2 = 200 Ω,	1.5		5	1.5		5	ns
t <sub>en</sub>	OE↓	Q	See Figure 8	1.5		6	1.5		6	ns
<sup>t</sup> dis	OE↑	Q		1		6.5	1		7	ns
t <sub>en</sub>	I, I/O	I/O		2		7	2		7	ns
<sup>t</sup> dis	I, I/O	I/O		2		7	2		7	ns
tr					1.5			1.5		ns
t <sub>f</sub>					1.5			1.5		ns
<sup>t</sup> sk(o) <sup>#</sup>	Skew between	registered outputs			0.5			0.5		ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $\ddagger$  I/O leakage is the worst case of IOZL and IIL or IOZH and IIH, respectively.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

See 'fmax Specification' near the end of this data sheet.

<sup>#</sup>t<sub>sk(0)</sub> is the skew time between registered outputs.



# TIBPAL16R8-5C HIGH-PERFORMANCE IMPACT-X™ PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage (see Note 2)		2		5.5	V
VIL	Low-level input voltage (see Note 2)				0.8	V
ЮН	High-level output current				-3.2	mA
IOL	Low-level output current				24	mA
fclock	Clock frequency		0		125	MHz
1	Dulas duration alask	High	4			ns
t <sub>W</sub>	Pulse duration, clock Low		4			115
t <sub>su</sub>	Setup time, input or feedback before clock $\uparrow$		4.5			ns
t <sub>h</sub>	Hold time, input or feedback after clock $\hat{1}$		0			ns
TA	Operating free-air temperature		0	25	75	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.



# TIBPAL16R8-5C HIGH-PERFORMANCE IMPACT-X™ PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### electrical characteristics over recommended operating free-air temperature range

PARAMETER	TES	TEST CONDITIONS				TIBPAL16R8-5CJ TIBPAL16R8-5CN			UNIT	
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX		
VIK	V <sub>CC</sub> = 4.75 V,	lj = -18 mA		-0.8	-1.5		-0.8	-1.5	V	
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3.2 mA	2.4	2.7		2.4	2.7		V	
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 24 mA		0.3	0.5		0.3	0.5	V	
IOZH	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V			100			100	μΑ	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.25 V,	$V_{O} = 0.4 V$			-100			-100	μΑ	
Ц	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V			100			100	μΑ	
Iн	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V			25			25	μA	
IIL	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V			-250			-250	μA	
los‡	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V	-30	-70	-130	-30	-70	-130	mA	
ICC	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0, Outputs open			180			180	mA	
	6 4 MIL	<u>\</u>		8.5			6.5		pF	
Ci CLK/OE	f = 1 MHz,	$V_{I} = 2 V$		7.5			5.5		ΡΓ	
Co	f = 1 MHz,	$V_{O} = 2 V$		10			8		pF	

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM			TEST	TIBPAL16R8-5CFN			TIBPAL16R8-5CJ TIBPAL16R8-5CN			UNIT
	(INPUT)		(OUTPUT)	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
	,	without fe	edback		125			125			MHz
f <sub>max</sub> §	with internal fe	edback (o	counter configuration)		125			125			
	wit	h external	feedback		117			111			
	CLK↑	Q	with up to 4 outputs switching	R1 = 200 Ω,	1.5		4	1.5		4	
<sup>t</sup> pd	CLK↑	Q with more than 4 outputs switching		R2 = 200 $\Omega$ , See Figure 8	1.5		4	1.5		4.5	ns
t <sub>pd</sub> ¶	CLK↑	In	ternal feedback				3.5			3.5	ns
ten	OE↓		Q		1.5		6	1.5		6	ns
<sup>t</sup> dis	OE↑	Q			1		6.5	1		7	ns
t <sub>r</sub>						1.5			1.5		ns
tf						1.5			1.5		ns
<sup>t</sup> sk(o) <sup>#</sup>	Ske	ew betwee	en outputs			0.5			0.5		ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}$ C.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

§ See 'fmax Specification' near the end of this data sheet.

This parameter is calculated from the measured fmax with internal feedback in a counter configuration (see Figure 2 for illustration).

 $\# t_{sk(0)}$  is the skew time between registered outputs.



# OBSOLETE - No Longer Available TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	–55°C to 125°C
Storage temperature range	–65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V	
VIH	High-level input voltage (see Note 2)	2		5.5	V	
VIL	Low-level input voltage (see Note 2)				0.8	V
IOH	High-level output current				-2	mA
IOL	Low-level output current			12	mA	
f <sub>clock</sub> †	Clock frequency		0		100	MHz
. +	Pulse duration, clock	High	5			ns
tw†	Fuise duration, clock	5			113	
t <sub>su</sub> †	Setup time, input or feedback before ${\sf clock} \uparrow$	7			ns	
th‡	Hold time, input or feedback after clock $\uparrow$	0			ns	
Тд	Operating free-air temperature	-55	25	125	°C	

<sup>†</sup> f<sub>clock</sub>, t<sub>w</sub>, t<sub>su</sub>, and t<sub>h</sub> do not apply to TIBPAL16L8'

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.



# OBSOLETE - No Longer Available TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE *IMPACT-X*™ *PAL*<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### PARAMETER **TEST CONDITIONS** MIN TYP<sup>†</sup> MAX UNIT $V_{CC} = 4.5 V_{,}$ VIK $I_{I} = -18 \text{ mA}$ -0.8 -1.5V Vон $V_{CC} = 4.5 V_{,}$ $I_{OH} = -2 \text{ mA}$ 2.4 2.7 V V<sub>CC</sub> = 4.5 V, I<sub>OL</sub> = 12 mA 0.25 0.5 V VOL 0, Q outputs 20 $V_{CC} = 5.5 V,$ V<sub>O</sub> = 2.7 V **IOZH** μΑ I/O ports 100 0, Q outputs -20 V<sub>O</sub> = 0.4 V **IOZL** $V_{CC} = 5.5 V_{,}$ μA -250 I/O ports VI = 5.5 V $V_{CC} = 5.5 V,$ 1 mΑ Ιį. 100 I/O ports $V_{CC} = 5.5 V_{,}$ $V_{I} = 2.7 V$ μA Iн All others 25 $V_{CC} = 5.5 V_{,}$ $V_{I} = 0.4 V$ -250 μΑ ١L los‡ $V_{CC} = 5.5 V_{,}$ $V_{O} = 0.5 V$ -130 -30-70 mΑ $V_I = GND$ , $\overline{OE} = V_{IH}$ $V_{CC} = 5.5 V,$ Outputs open 210 mΑ ICC 8.5 Ci pF f = 1 MHz, $V_{I} = 2 V$ CLK/OE 7.5 Co f = 1 MHz, $V_0 = 2 V$ 10 pF

#### electrical characteristics over recommended operating free-air temperature range

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	MAX	UNIT
	without f	eedback		100		
f <sub>max</sub> §	with interna (counter co			100 I 74 1 7	MHz	
	with externa	al feedback	R1 = 390 Ω,	74		
<sup>t</sup> pd	I, I/O	O, I/O	R2 = 750 Ω,	1	7	ns
<sup>t</sup> pd	CLK	Q	See Figure 8	1	7	ns
t <sub>en</sub>	OE↓	Q	]	1	8	ns
<sup>t</sup> dis	OE↑	Q	]	1	10	ns
t <sub>en</sub>	I, I/O	O, I/O	]	1	9	ns
<sup>t</sup> dis	I, I/O	O, I/O		1	10	ns

§ See 'fmax Specification' near the end of this data sheet. fmax does not apply for TIBPAL16L8'. fmax with external feedback is not production tested and is calculated from the equation located in the fmax specifications section.



#### OBSOLETE - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992

#### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### asynchronous preload procedure for registered outputs (see Figure 1 and Note 3)<sup>†</sup>

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5 volts and Pin 1 at  $V_{IL}$ , raise Pin 11 to  $V_{IHH}$ .
- Step 2. Apply either  $V_{II}$  or  $V_{IH}$  to the output corresponding to the register to be preloaded.
- Step 3. Lower Pin 11 to 5 V.
- Step 4. Remove output voltage, then lower Pin 11 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.




Figure 1. Asynchronous Preload Waveforms <sup>†</sup>


<sup>†</sup> Not applicable for TIBPAL16L8-5C and TIBPAL16L8-7M. NOTE 3:  $t_d = t_{su} = t_h = 100$  ns to 1000 ns  $V_{IHH} = 10.25$  V to 10.75 V



#### OBSOLETE - No Longer Available TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>™</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992

#### power-up reset (see Figure 2)

Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of  $V_{CC}$  be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data. <sup>‡</sup> This is the setup time for input or feedback.

Figure 2. Power-Up Reset Waveforms



#### OBSOLETE - No Longer Available TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992

#### f<sub>max</sub> SPECIFICATIONS

#### f<sub>max</sub> without feedback (see Figure 3)

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{su} + t_h)$ . However, the minimum fmax is determined by the minimum clock period  $(t_w \text{ high } + t_w \text{ low})$ .




Figure 3. f<sub>max</sub> Without Feedback

#### fmax with internal feedback (see Figure 4)

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus, 
$$f_{max}$$
 with internal feedback =  $\frac{1}{(t_{su} + t_{pd} CLK - to - FB)}$ .

Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




Figure 4. f<sub>max</sub> With Internal Feedback



### f<sub>max</sub> SPECIFICATIONS

#### fmax with external feedback (see Figure 5)

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ( $t_{su} + t_{pd}$  CLK-to-Q).




Figure 5. fmax With External Feedback



## TIBPAL16R8-5C HIGH-PERFORMANCE *IMPACT-X*™ *PAL*<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### THERMAL INFORMATION

#### thermal management of the TIBPAL16R8-5C

Thermal management of the TIBPAL16R8-5CN and TIBPAL16R8-5CFN is necessary when operating at certain conditions of frequency, output loading, and outputs switching simultaneously. The device and system application will determine the appropriate level of management.

Determining the level of thermal management is based on factors such as power dissipation ( $P_D$ ), ambient temperature ( $T_A$ ), and transverse airflow (FPM). Figures 6 (a) and 6 (b) show the relationship between ambient temperature and transverse airflow at given power dissipation levels. The required transverse airflow can be determined at a particular ambient temperature and device power dissipation level in order to ensure the device specifications.

Figure 7 illustrates how power dissipation varies as a function of frequency and the number of outputs switching simultaneously. It should be noted that all outputs are fully loaded ( $C_L = 50 \text{ pF}$ ). Since the condition of eight fully loaded outputs represents the worst-case condition, each application must be evaluated accordingly.




Figure 6



# TIBPAL16R8-5C HIGH-PERFORMANCE IMPACT-X™ PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992





Figure 7



#### **OBSOLETE** - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>™</sup> PAL<sup>®</sup> CIRCUITS SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992



NOTES: A. CL includes probe and jig capacitance and is 50 pF for tpd and ten, 5 pF for tdis.

- B. All input pulses have the following characteristics: For C suffix, PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%; For M suffix, PRR  $\leq$  10 MHz, t<sub>r</sub> = t<sub>f</sub>  $\leq$  2 ns, duty cycle = 50%
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

#### Figure 8. Load Circuit and Voltage Waveforms



# OBSOLETE - No Longer Available TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C HIGH-PERFORMANCE IMPACT-X<sup>™</sup> PAL<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

#### metastable characteristics of TIBPAL16R4-5C, TIBPAL16R6-5C, and TIBPAL16R8-5C

At some point a system designer is faced with the problem of synchronizing two digital signals operating at two different frequencies. This problem is typically overcome by synchronizing one of the signals to the local clock through use of a flip-flop. However, this solution presents an awkward dilemma since the setup and hold time specifications associated with the flip-flop are sure to be violated. The metastable characteristics of the flip-flop can influence overall system reliability.

Whenever the setup and hold times of a flip-flop are violated, its output response becomes uncertain and is said to be in the metastable state if the output hangs up in the region between  $V_{IL}$  and  $V_{IH}$ . This metastable condition lasts until the flip-flop falls into one of its two stable states, which takes longer than the specified maximum propagation delay time (CLK to Q max).

From a system engineering standpoint, a designer cannot use the specified data sheet maximum for propagation delay time when using the flip-flop as a data synchronizer – how long to wait after the specified data sheet maximum must be known before using the data in order to guarantee reliable system operation.

The circuit shown in Figure 9 can be used to evaluate MTBF (Mean Time Between Failure) and  $\Delta t$  for a selected flip-flop. Whenever the Q output of the DUT is between 0.8 V and 2 V, the comparators are in opposite states. When the Q output of the DUT is higher than 2 V or lower than 0.8 V, the comparators are at the same logic level. The outputs of the two comparators are sampled a selected time ( $\Delta t$ ) after system clock (SCLK). The exclusive OR gate detects the occurrence of a failure and increments the failure counter.




Figure 9. Metastable Evaluation Test Circuit

In order to maximize the possibility of forcing the DUT into a metastable state, the input data signal is applied so that it always violates the setup and hold time. This condition is illustrated in the timing diagram in Figure 10. Any other relationship of SCLK to data will provide less chance for the device to enter into the metastable state.




Figure 10. Timing Diagram



## OBSOLETE - No Longer Available TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C HIGH-PERFORMANCE *IMPACT-X*<sup>™</sup> *PAL*<sup>®</sup> CIRCUITS

SRPS011D - D3359, OCTOBER 1989 - REVISED SEPTEMBER 1992

By using the described test circuit, MTBF can be determined for several different values of  $\Delta t$  (see Figure 9). Plotting this information on semilog scale demonstrates the metastable characteristics of the selected flip-flop. Figure 11 shows the results for the TIBPAL16'-5C operating at 1 MHz.




Figure 11. Metastable Characteristics

From the data taken in the above experiment, an equation can be derived for the metastable characteristics at other clock frequencies.

The metastable equation:  $\frac{1}{\text{MTBF}} = f_{\text{SCLK}} \times f_{\text{data}} \times \text{C1} \text{ e} (-\text{C2} \times \Delta t)$ 

The constants C1 and C2 describe the metastable characteristics of the device. From the experimental data, these constants can be solved for:  $C1 = 4.37 \times 10^{-3}$  and C2 = 2.01

Therefore

 $\frac{1}{\text{MTBF}} = f_{\text{SCLK}} \times f_{\text{data}} \times 4.37 \times 10^{-3} \text{ e} (-2.01 \times \Delta t)$ 

#### definition of variables

DUT (Device Under Test): The DUT is a 5-ns registered PLD programmed with the equation Q : = D.

MTBF (Mean Time Between Failures): The average time (s) between metastable occurrences that cause a violation of the device specifications.

f<sub>SCLK</sub> (system clock frequency): Actual clock frequency for the DUT.

 $f_{\mbox{data}}$  (data frequency): Actual data frequency for a specified input to the DUT.

C1: Calculated constant that defines the magnitude of the curve.

C2: Calculated constant that defines the slope of the curve.


 $t_{rec}$  (metastability recovery time): Minimum time required to guarantee recovery from metastability, at a given MTBF failure rate.  $t_{rec} = \Delta t - t_{pd}$  (CLK to Q, max)

∆t: The time difference (ns) from when the synchronizing flip-flop is clocked to when its output is sampled.


The test described above has shown the metastable characteristics of the TIBPAL16R4/R6/R8-5C series. For additional information on metastable characteristics of Texas Instruments logic circuits, please refer to TI Applications publication SDAA004, "Metastable Characteristics, Design Considerations for ALS, AS, and LS Circuits."



#### OBSOLETE - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992



#### **TYPICAL CHARACTERISTICS**




SUPPLY CURRENT

Figure 14



#### OBSOLETE - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992


#### **TYPICAL CHARACTERISTICS**





OBSOLETE - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL<sup>®</sup> CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992

#### **TYPICAL CHARACTERISTICS**







#### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
5962-8515521RA	NRND	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515521RA TIBPAL16R8-7MJ B	
TIBPAL16R8-7MJB	NRND	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515521RA TIBPAL16R8-7MJ B	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated