

# ADS101xL Ultra-Small, Low-Power, 12-Bit, 3.3-kSPS ADCs With PGA, Comparator and 1.8-V I<sup>2</sup>C Bus Voltage Support

## 1 Features

- Noise-free resolution: 12 bits
- Supply voltage range: 2.0 V to 3.6 V
- Low current consumption:
  - 150  $\mu$ A (continuous-conversion mode)
- Programmable data rate: 128 SPS to 3.3 kSPS
- Single-cycle settling
- Internal low-drift voltage reference
- Internal oscillator
- Digital comparator with ALERT output pin
- I<sup>2</sup>C interface:
  - Four pin-selectable address
  - Compatible with 1.8-V I<sup>2</sup>C bus voltages
- Operating temperature range:
  - $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

## 2 Applications

- General system monitoring:
  - Supply-voltage monitoring
  - Current measurement
  - Temperature measurement
- Wearables and personal electronics

### Device Information

PART NUMBER	INPUT CHANNELS	FEATURES <sup>(1)</sup>
ADS1014L	1 DE (1 SE)	PGA, comparator
ADS1015L	2 DE (4 SE)	PGA, comparator

(1) See the [Device Comparison Table](#) for details.

## 3 Description


The ADS1014L and ADS1015L (ADS101xL) are precision, low-power, 12-bit, I<sup>2</sup>C-compatible, analog-to-digital converters (ADCs) offered in ultra-small, 12-pin DSBGA and a 10-pin VSSOP packages. The ADS101xL incorporate a low-drift voltage reference and an oscillator. The ADS101xL also incorporate a programmable gain amplifier (PGA) and a digital comparator. These features, along with the device wide operating supply range, are useful for power- and space-constrained, sensor measurement applications.

The ADS101xL perform conversions at data rates up to 3300 samples per second (SPS). The PGA offers input ranges from  $\pm 256$  mV to  $\pm 6.144$  V, allowing precise large- and small-signal measurements. The ADS1015L features an input multiplexer (MUX) that allows two differential or four single-ended input measurements. Use the digital comparator in the ADS101xL for under- and overvoltage detection.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
ADS101xL	YCJ (DSBGA, 12)	1.47 mm $\times$ 1.03 mm
	DGS (VSSOP, 10)	3.00 mm $\times$ 4.9 mm

- (1) For all available packages, see [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



**System-Monitoring Application Example**




## Table of Contents

<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	15
<b>2 Applications</b> .....	1	7.5 Programming.....	16
<b>3 Description</b> .....	1	<b>8 Register Map</b> .....	20
<b>4 Device Comparison Table</b> .....	3	<b>9 Application and Implementation</b> .....	24
<b>5 Pin Configuration and Functions</b> .....	3	9.1 Application Information.....	24
<b>6 Specifications</b> .....	5	9.2 Typical Application.....	29
6.1 Absolute Maximum Ratings.....	5	9.3 Power Supply Recommendations.....	30
6.2 ESD Ratings.....	5	9.4 Layout.....	31
6.3 Recommended Operating Conditions.....	5	<b>10 Device and Documentation Support</b> .....	33
6.4 Thermal Information.....	6	10.1 Receiving Notification of Documentation Updates..	33
6.5 Electrical Characteristics.....	6	10.2 Support Resources.....	33
6.6 I <sup>2</sup> C Timing Requirements.....	7	10.3 Trademarks.....	33
6.7 Timing Diagram.....	8	10.4 Electrostatic Discharge Caution.....	33
<b>7 Detailed Description</b> .....	9	10.5 Glossary.....	33
7.1 Overview.....	9	<b>11 Revision History</b> .....	33
7.2 Functional Block Diagrams.....	9	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	33
7.3 Feature Description.....	10		

## 4 Device Comparison Table

DEVICE	RESOLUTION (Bits)	MAXIMUM SAMPLE RATE (SPS)	INPUT CHANNELS Differential (Single-Ended)	INTERFACE	DIGITAL INPUT LEVELS
<a href="#">ADS1014L</a>	12	3300	1 (1)	I <sup>2</sup> C	Independent of VDD
<a href="#">ADS1015L</a>	12	3300	2 (4)	I <sup>2</sup> C	Independent of VDD
<a href="#">ADS1114L</a>	16	860	1 (1)	I <sup>2</sup> C	Independent of VDD
<a href="#">ADS1115L</a>	16	860	2 (4)	I <sup>2</sup> C	Independent of VDD
<a href="#">ADS1014</a>	12	3300	1 (1)	I <sup>2</sup> C	Ratiometric to VDD
<a href="#">ADS1015</a>	12	3300	2 (4)	I <sup>2</sup> C	Ratiometric to VDD
<a href="#">ADS1114</a>	16	860	1(1)	I <sup>2</sup> C	Ratiometric to VDD
<a href="#">ADS1115</a>	16	860	2 (4)	I <sup>2</sup> C	Ratiometric to VDD

## 5 Pin Configuration and Functions




**Figure 5-1. DGS Package, 10-Pin VSSOP (Top View)**

**Table 5-1. Pin Functions: DGS Package**

NAME	PIN		TYPE	DESCRIPTION <sup>(1)</sup>
	ADS1014L	ADS1015L		
ADDR	1	1	Digital input	I <sup>2</sup> C target address select pin. See the <a href="#">I<sup>2</sup>C Address Selection</a> section for details.
AIN0	4	4	Analog input	Analog input 0
AIN1	5	5	Analog input	Analog input 1
AIN2	—	6	Analog input	Analog input 2 (ADS1015L only)
AIN3	—	7	Analog input	Analog input 3 (ADS1015L only)
ALERT/RDY	2	2	Digital output	Comparator output or conversion ready. Open-drain output. Connect to VDD using a pullup resistor.
GND	3	3	Analog	Ground
NC	6, 7	—	—	No connect. Leave pin floating or connect to GND.
SCL	10	10	Digital input	Serial clock input. Connect to VDD using a pullup resistor.
SDA	9	9	Digital I/O	Serial data input and output. Connect to VDD using a pullup resistor.
VDD	8	8	Analog	Power supply. Connect a 0.1- $\mu$ F, power-supply decoupling capacitor to GND.

(1) See the [Unused Inputs and Outputs](#) section for unused pin connections.



**Figure 5-2. YCJ Package,  
12-Pin DSBGA (Top View)**

**Table 5-2. Pin Functions: YCJ Package**

PIN			TYPE	DESCRIPTION <sup>(1)</sup>
ADS1014L	ADS1015L	NAME		
D2	D2	ADDR	Digital input	I <sup>2</sup> C target address select pin. See the <a href="#">I<sup>2</sup>C Address Selection</a> section for details.
B1	B1	AIN0	Analog input	Analog input 0
A1	A1	AIN1	Analog input	Analog input 1
—	A2	AIN2	Analog input	Analog input 2 (ADS1015L only)
—	A3	AIN3	Analog input	Analog input 3 (ADS1015L only)
D1	D1	ALERT/RDY	Digital output	Comparator output or conversion ready. Open-drain output. Connect to VDD using a pullup resistor.
B2, B3	B2, B3	GND	Analog	Ground
A2, A3	—	NC	—	No connect. Leave pin floating or connect to GND.
D3	D3	SCL	Digital input	Serial clock input. Connect to VDD using a pullup resistor.
C3	C3	SDA	Digital I/O	Serial data input and output. Connect to VDD using a pullup resistor.
C1, C2	C1, C2	VDD	Analog	Power supply. Connect a 0.1-μF, power-supply decoupling capacitor to GND.

(1) See the [Unused Inputs and Outputs](#) section for unused pin connections.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	5.5	V
Analog input voltage	AIN0, AIN1, AIN2, AIN3	GND - 0.3	VDD + 0.3	V
Digital input voltage	SCL, SDA, ADDR, ALERT/RDY	GND - 0.3	5.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-60	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
<b>POWER SUPPLY</b>						
	Power supply	VDD to GND	2		3.6	V
<b>ANALOG INPUTS<sup>(1)</sup></b>						
V <sub>AINx</sub>	Absolute input voltage		GND		VDD	V
FSR	Full-scale input voltage range <sup>(2)</sup>	V <sub>IN</sub> = V <sub>AINP</sub> - V <sub>AINN</sub>	±0.256		±6.144	V
<b>DIGITAL INPUTS</b>						
	Input voltage		GND		3.6	V
<b>TEMPERATURE RANGE</b>						
T <sub>A</sub>	Operating ambient temperature		-40		125	°C

- (1) AIN<sub>P</sub> and AIN<sub>N</sub> denote the selected positive and negative inputs of the ADC. AIN<sub>x</sub> denotes one of the two (ADS1014L) or four (ADS1015L) available analog inputs.  
(2) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 3.6 V (whichever is smaller) must be applied to this device. See [Table 7-1](#) for more information.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DGS (VSSOP)	YCJ (DSBGA)	UNIT
		10 PINS	12 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	182.7	101.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	67.2	0.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	103.8	25.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.2	0.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	102.1	25.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.5 Electrical Characteristics

minimum and maximum specifications apply from T<sub>A</sub> = –40°C to +125°C; typical specifications are at T<sub>A</sub> = 25°C; all specifications are at VDD = 3.3 V, data rate = 128 SPS, and full-scale input range (FSR) = ±2.048 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUTS</b>						
	Common-mode input impedance	FSR = ±6.144 V <sup>(1)</sup>		10		MΩ
		FSR = ±4.096 V <sup>(1)</sup> , FSR = ±2.048 V		6		
		FSR = ±1.024 V		3		
		FSR = ±0.512 V, FSR = ±0.256 V		100		
	Differential input impedance	FSR = ±6.144 V <sup>(1)</sup>		22		MΩ
		FSR = ±4.096 V <sup>(1)</sup>		15		
		FSR = ±2.048 V		4.9		
		FSR = ±1.024 V		2.4		
		FSR = ±0.512 V, FSR = ±0.256 V		710		kΩ
<b>SYSTEM PERFORMANCE</b>						
	Resolution (no missing codes)		12			Bits
DR	Data rate		128, 250, 490, 920, 1600, 2400, 3300			SPS
	Data rate variation	All data rates	–10%		10%	
INL	Integral nonlinearity (best fit)	DR = 128 SPS, FSR = ±2.048 V			0.5	LSB
	Offset error (input referred)	FSR = ±2.048 V, differential inputs	–0.5	0	0.5	LSB
		FSR = ±2.048 V, single-ended inputs		±0.25		LSB
	Offset drift	FSR = ±2.048 V		0.005		LSB/°C
	Offset error match	Between any two inputs		0.25		LSB
	Gain error	T <sub>A</sub> = 25°C, FSR = ±2.048 V		±0.05%	0.25%	
	Gain drift <sup>(2)</sup>	FSR = ±0.256 V		7		ppm/°C
		FSR = ±2.048 V		5	40	
		FSR = ±6.144 V		5		
	Gain error match	Between any two gain settings	–0.1%	±0.02%	0.1%	
		Between any two inputs	–0.1%	±0.05%	0.1%	
<b>DIGITAL INPUTS/OUTPUTS</b>						
V <sub>IL</sub>	Logic input level, low		GND		0.25	V
V <sub>IH</sub>	Logic input level, high		1		3.6	V
V <sub>OL</sub>	Logic output level, low	I <sub>OL</sub> = 3 mA	GND		0.3	V
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> = 0.6 V	6			mA
	Input current	GND ≤ V <sub>Digital Input</sub> ≤ VDD	–10		10	μA
C <sub>i</sub>	Capacitance	Each pin			10	pF

## 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ; typical specifications are at  $T_A = 25^\circ\text{C}$ ; all specifications are at  $V_{DD} = 3.3\text{ V}$ , data rate = 128 SPS, and full-scale input range (FSR) =  $\pm 2.048\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT AND POWER DISSIPATION</b>						
$I_{VDD}$	Supply current	Power-down		1.2	5	$\mu\text{A}$
		Operating		150	300	
$P_D$	Power dissipation	$V_{DD} = 3.3\text{ V}$		0.5		mW
		$V_{DD} = 2.0\text{ V}$		0.3		


- (1) This parameter expresses the full-scale range of the ADC scaling. No more than  $V_{DD} + 0.3\text{ V}$  or  $3.6\text{ V}$  (whichever is smaller) must be applied to this device. See [Table 7-1](#) for more information.
- (2) Includes all errors from onboard PGA, ADC, and voltage reference.

## 6.6 I<sup>2</sup>C Timing Requirements

over operating ambient temperature range,  $V_{DD} = 2\text{ V}$  to  $3.6\text{ V}$ , bus capacitance  $\leq 400\text{ pF}$ , and pullup resistor =  $1\text{ k}\Omega$  (unless otherwise noted)

		MIN	MAX	UNIT
<b>STANDARD MODE</b>				
$f_{SCL}$	SCL clock frequency	0	100	kHz
$t_{HD,STA}$	Hold time, (repeated) START condition. After this period, the first clock pulse is generated.	4.0		$\mu\text{s}$
$t_{LOW}$	Pulse duration, SCL low	4.7		$\mu\text{s}$
$t_{HIGH}$	Pulse duration, SCL high	4.0		$\mu\text{s}$
$t_{SU,STA}$	Setup time, repeated START condition	4.7		$\mu\text{s}$
$t_{HD,DAT}$	Hold time, data	0		$\mu\text{s}$
$t_{SU,DAT}$	Setup time, data	0.25		$\mu\text{s}$
$t_r$	Rise time, SCL, SDA		1	$\mu\text{s}$
$t_f$	Fall time, SCL, SDA		0.3	$\mu\text{s}$
$t_{SU,STO}$	Setup time, STOP condition	4.0		$\mu\text{s}$
$t_{BUF}$	Bus free time, between STOP and START conditions	4.7		$\mu\text{s}$
$t_{VD,DAT}$	Valid time, data		3.45	$\mu\text{s}$
$t_{VD,ACK}$	Valid time, acknowledge		3.45	$\mu\text{s}$
<b>FAST MODE</b>				
$f_{SCL}$	SCL clock frequency	0	400	kHz
$t_{HD,STA}$	Hold time, (repeated) START condition. After this period, the first clock pulse is generated.	600		ns
$t_{LOW}$	Pulse duration, SCL low	1300		ns
$t_{HIGH}$	Pulse duration, SCL high	600		ns
$t_{SU,STA}$	Setup time, repeated START condition	600		ns
$t_{HD,DAT}$	Hold time, data	0		ns
$t_{SU,DAT}$	Setup time, data	100		ns
$t_r$	Rise time, SCL, SDA	20	300	ns
$t_f$	Fall time, SCL, SDA	$20 \times (V_{DD} / 5.5\text{ V})$	300	ns
$t_{SU,STO}$	Setup time, STOP condition	600		ns
$t_{BUF}$	Bus free time, between STOP and START conditions	1300		ns
$t_{VD,DAT}$	Valid time, data		900	ns
$t_{VD,ACK}$	Valid time, acknowledge		900	ns
$t_{SP}$	Pulse duration of spikes that must be suppressed by the input filter	0	50	ns

## 6.7 Timing Diagram



**Figure 6-1. I<sup>2</sup>C Timing Requirements**



## 7 Detailed Description


### 7.1 Overview

The ADS101xL are very small, low-power, noise-free, 12-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs). The ADS101xL consist of a  $\Delta\Sigma$  ADC core with an internal voltage reference, a clock oscillator, and an I<sup>2</sup>C interface. The ADS101xL also integrate a programmable gain amplifier (PGA) and a programmable digital comparator. Figure 7-1 and Figure 7-2 show the functional block diagrams of the ADS1014L and ADS1015L, respectively.


The ADS101xL ADC core measures a differential signal,  $V_{IN}$ , that is the difference of  $V_{(AINP)}$  and  $V_{(AINN)}$ . The converter core consists of a differential, switched-capacitor  $\Delta\Sigma$  modulator followed by a digital filter. This architecture results in a very strong attenuation of any common-mode signals. Input signals are compared to the internal voltage reference. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage.

The ADS101xL have two available conversion modes: single-shot and continuous-conversion. In single-shot mode, the ADC performs one conversion of the input signal upon request, stores the conversion value to an internal Conversion register, and then enters a power-down state. This mode is intended to provide significant power savings in systems that only require periodic conversions or when there are long idle periods between conversions. In continuous-conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. The rate of continuous conversion is equal to the programmed data rate. Data can be read at any time and always reflect the most recently completed conversion.

### 7.2 Functional Block Diagrams



**Figure 7-1. ADS1014L Block Diagram**




**Figure 7-2. ADS1015L Block Diagram**

## 7.3 Feature Description

### 7.3.1 Multiplexer

As shown in [Figure 7-3](#), the ADS1015L contains an input multiplexer (MUX). Either four single-ended or two differential signals can be measured. Additionally, AIN0 and AIN1 can be measured differentially to AIN3. The multiplexer is configured by the MUX[2:0] bits in the [Configuration register](#). When single-ended signals are measured, the negative input of the ADC is internally connected to GND by a switch within the multiplexer.



**Figure 7-3. Input Multiplexer**

The ADS1014L does not have an input multiplexer and can measure either one differential signal or one single-ended signal. For single-ended measurements, connect the AIN1 pin to GND externally. In subsequent sections of this document, AIN<sub>P</sub> refers to AIN0 and AIN<sub>N</sub> refers to AIN1 for the ADS1014L.

Electrostatic discharge (ESD) diodes connected to VDD and GND protect the ADS101xL analog inputs. Keep the absolute voltage of any input within the range shown in [Equation 1](#) to prevent the ESD diodes from turning on.

$$\text{GND} - 0.3 \text{ V} < V_{(\text{AINX})} < \text{VDD} + 0.3 \text{ V} \quad (1)$$

If the voltages on the input pins can potentially violate these conditions, use external Schottky diodes and series resistors to limit the input current to safe values (see the [Absolute Maximum Ratings](#)). Overdriving an input on the ADS1015L can affect conversions taking place on other inputs. If overdriving an input is possible, clamp the signal with external Schottky diodes.

### 7.3.2 Analog Inputs

The ADS101xL use a switched-capacitor input stage where capacitors are continuously charged and then discharged to measure the voltage between  $A_{INP}$  and  $A_{INN}$ . The frequency at which the input signal is sampled is called the *sampling frequency* or the *modulator frequency* ( $f_{MOD}$ ). The ADS101xL has a 1-MHz internal oscillator that is further divided by a factor of 4 to generate  $f_{MOD}$  at 250 kHz. The capacitors used in this input stage are small, and to external circuitry, the average loading appears resistive. Figure 7-4 shows this structure. The capacitor values set the resistance and switching rate. Figure 7-5 shows the timing for the switches in Figure 7-4. During the sampling phase, switches  $S_1$  are closed. This event charges  $C_{A1}$  to  $V_{(A_{INP})}$ ,  $C_{A2}$  to  $V_{(A_{INN})}$ , and  $C_B$  to  $(V_{(A_{INP})} - V_{(A_{INN})})$ . During the discharge phase,  $S_1$  is first opened and then  $S_2$  is closed. Both  $C_{A1}$  and  $C_{A2}$  then discharge to approximately 0.7 V and  $C_B$  discharges to 0 V. This charging draws a very small transient current from the source driving the ADS101xL analog inputs. The average value of this current can be used to calculate the effective impedance ( $Z_{eff}$ ), where  $Z_{eff} = V_{IN} / I_{AVERAGE}$ .




Figure 7-4. Simplified Analog Input Circuit




Figure 7-5.  $S_1$  and  $S_2$  Switch Timing

The common-mode input impedance is measured by applying a common-mode signal to the shorted  $A_{INP}$  and  $A_{INN}$  inputs and measuring the average current consumed by each pin. The common-mode input impedance changes depending on the full-scale range, but is approximately 6 M $\Omega$  for the default full-scale range. In Figure 7-4, the common-mode input impedance is  $Z_{CM}$ .

The differential input impedance is measured by applying a differential signal to  $A_{INP}$  and  $A_{INN}$  inputs where one input is held at 0.7 V. The current that flows through the pin connected to 0.7 V is the differential current and scales with the full-scale range. In Figure 7-4, the differential input impedance is  $Z_{DIFF}$ .

Make sure to consider the typical value of the input impedance. Unless the input source has a low impedance, the ADS101xL input impedance can affect measurement accuracy. For sources with high-output impedance, buffering can be necessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider all of these factors in high-accuracy applications.

The clock oscillator frequency drifts slightly with temperature; therefore, the input impedances also drift. For most applications, this input impedance drift is negligible, and can be ignored.

### 7.3.3 Full-Scale Range (FSR) and LSB Size

A programmable gain amplifier (PGA) is implemented before the  $\Delta\Sigma$  ADC of the ADS101xL. The full-scale range is configured by the PGA[2:0] bits in the [Configuration register](#) and can be set to  $\pm 6.144$  V,  $\pm 4.096$  V,  $\pm 2.048$  V,  $\pm 1.024$  V,  $\pm 0.512$  V, and  $\pm 0.256$  V. [Table 7-1](#) shows the FSR together with the corresponding LSB size. [Equation 2](#) shows how to calculate the LSB size from the selected full-scale range.

$$\text{LSB} = \text{FSR} / 2^{16} \quad (2)$$

**Table 7-1. Full-Scale Range and Corresponding LSB Size**

FSR	LSB SIZE
$\pm 6.144$ V <sup>(1)</sup>	187.5 $\mu$ V
$\pm 4.096$ V <sup>(1)</sup>	125 $\mu$ V
$\pm 2.048$ V	62.5 $\mu$ V
$\pm 1.024$ V	31.25 $\mu$ V
$\pm 0.512$ V	15.625 $\mu$ V
$\pm 0.256$ V	7.8125 $\mu$ V

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

Analog input voltages must never exceed the analog input voltage limits given in the [Absolute Maximum Ratings](#). The  $\pm 4.096$ -V and  $\pm 6.144$ -V full-scale range settings allow input voltages to extend up to the supply. Although in this case, or whenever the supply voltage is less than the full-scale range (for example, VDD = 3.3 V and full-scale range =  $\pm 4.096$  V), a full-scale ADC output code cannot be obtained. For example, with VDD = 3.3 V and FSR =  $\pm 4.096$  V, only differential signals up to  $V_{IN} = \pm 3.3$  V can be measured. The code range that represents voltages  $|V_{IN}| > 3.3$  V is not used in this case.

### 7.3.4 Voltage Reference

The ADS101xL have an integrated voltage reference. An external reference cannot be used with these devices.

The ADS101xL do not use a traditional band-gap reference to generate the internal voltage reference. For that reason, the reference does not have an actual specified voltage value. Instead of using the reference voltage value and the gain setting to derive the full-scale range of the ADC, use the FSR values provided in [Table 7-1](#) directly.

Errors associated with the initial voltage reference accuracy and the reference drift with temperature are included in the gain error and gain drift specifications in the [Electrical Characteristics](#) table.

### 7.3.5 Oscillator

The ADS101xL have an integrated oscillator running at 1 MHz. No external clock can be applied to operate these devices. The internal oscillator drifts over temperature and time. The output data rate scales proportionally with the oscillator frequency.

### 7.3.6 Output Data Rate and Conversion Time

The ADS101xL offer programmable output data rates. Use the DR[2:0] bits in the [Configuration register](#) to select output data rates of 128 SPS, 250 SPS, 490 SPS, 920 SPS, 1600 SPS, 2400 SPS, or 3300 SPS.


Conversions in the ADS101xL settle within a single cycle; thus, the conversion time is equal to 1 / DR.

### 7.3.7 Digital Comparator

The ADS101xL features a programmable digital comparator that can issue an alert on the ALERT/RDY pin. The COMP\_MODE bit in the [Configuration register](#) configures the comparator as either a traditional comparator or a window comparator. In traditional comparator mode, the ALERT/RDY pin asserts (active low by default) when conversion data exceed the limit set in the High-threshold register (Hi\_thresh). The comparator then deasserts only when the conversion data falls below the limit set in the Low-threshold register (Lo\_thresh). In window comparator mode, the ALERT/RDY pin asserts when the conversion data exceed the Hi\_thresh register or fall below the Lo\_thresh register value.

In either window or traditional comparator mode, the comparator can be configured to latch after being asserted by the COMP\_LAT bit in the Configuration register. This setting causes the assertion to remain even if the input signal is not beyond the bounds of the threshold registers. This latched assertion can only be cleared by issuing an SMBus alert response or by reading the [Conversion register](#). The ALERT/RDY pin can be configured as active high or active low by the COMP\_POL bit in the Configuration register. [Figure 7-6](#) shows operational diagrams for both comparator modes.


The comparator can also be configured to activate the ALERT/RDY pin only after a set number of successive readings exceed the threshold values set in the threshold registers (Hi\_thresh and Lo\_thresh). The COMP\_QUE[1:0] bits in the Configuration register configure the comparator to wait for one, two, or four readings beyond the threshold before activating the ALERT/RDY pin. The COMP\_QUE[1:0] bits can also disable the comparator function and put the ALERT/RDY pin into a high state.



**Figure 7-6. ALERT Pin Timing Diagram**

### 7.3.8 Conversion-Ready Pin

The ALERT/RDY pin can also be configured as a conversion-ready pin. Set the most-significant bit of the Hi\_thresh register to 1b and the most-significant bit of the Lo\_thresh register to 0b to enable the pin as a conversion-ready pin. The COMP\_POL bit continues to function as expected. Set the COMP\_QUE[1:0] bits to any 2-bit value other than 11b to keep the ALERT/RDY pin enabled, and to allow the conversion-ready signal to appear at the ALERT/RDY pin output. The COMP\_MODE and COMP\_LAT bits no longer control any function. When configured as a conversion-ready pin, ALERT/RDY continues to require a pullup resistor. As shown in Figure 7-7, the ADS101xL provides an approximate 8- $\mu$ s conversion-ready pulse on the ALERT/RDY pin at the end of each conversion in continuous-conversion mode. In single-shot mode, the ALERT/RDY pin asserts low at the end of a conversion if the COMP\_POL bit is set to 0b.



**Figure 7-7. Conversion-Ready Pulse in Continuous-Conversion Mode**

### 7.3.9 SMBus Alert Response

In latching comparator mode (COMP\_LAT = 1b), the ALERT/RDY pin asserts when the comparator detects a conversion that exceeds the upper or lower threshold value. This assertion is latched and can be cleared only by reading conversion data, or by issuing a successful SMBus alert response and reading the asserting device I<sup>2</sup>C address. If conversion data exceed the upper or lower threshold values after being cleared, the ALERT/RDY pin reasserts. This assertion does not affect conversions that are already in progress. The open-drain ALERT/RDY output allows several devices to share the same interface bus. When disabled, the ALERT/RDY pin holds a high state so that the pin does not interfere with other devices on the same bus line.

When the controller senses that the ALERT/RDY pin has latched, the controller issues an SMBus alert command (00011001b) to the I<sup>2</sup>C bus. Any ADS101xL devices on the I<sup>2</sup>C bus with the ALERT/RDY pins asserted respond to the command with the target address. If more than one ADS101xL on the I<sup>2</sup>C bus assert the latched ALERT/RDY pin, arbitration during the address response portion of the SMBus alert determines which device clears assertion. The device with the lowest I<sup>2</sup>C address always wins arbitration. If a device loses arbitration, the device does not clear the comparator output pin assertion. The controller then repeats the SMBus alert response until all devices have the respective assertions cleared. In window comparator mode, the SMBus alert status bit indicates a 1b if signals exceed the high threshold, and a 0b if signals exceed the low threshold.

## 7.4 Device Functional Modes

### 7.4.1 Reset and Power-Up

The ADS101xL resets on power-up and sets all bits in the [Configuration register](#) to the respective default settings. The ADS101xL enters a power-down state after the reset process completes. The device interface and digital blocks are active, but no data conversions are performed. The initial power-down state of the ADS101xL relieves systems with tight power-supply requirements from encountering a surge during power-up.

The ADS101xL responds to the I<sup>2</sup>C general-call reset commands. When the ADS101xL receives a general-call reset command (06h), an internal reset is performed as if the device is powered up.

### 7.4.2 Operating Modes

The ADS101xL operate in one of two modes: continuous-conversion or single-shot. The MODE bit in the Configuration register selects the respective operating mode.

#### 7.4.2.1 Single-Shot Mode

When the MODE bit in the Configuration register is set to 1b, the ADS101xL enter a power-down state, and operate in single-shot mode. This power-down state is the default state for the ADS101xL when power is first applied. Although powered down, the devices still respond to commands. The ADS101xL remain in this power-down state until a 1b is written to the operational status (OS) bit in the Configuration register. When the OS bit is asserted, the device powers up in approximately 25  $\mu$ s, resets the OS bit to 0b, and starts a single conversion. When conversion data are ready for retrieval, the device powers down again. Writing a 1b to the OS bit while a conversion is ongoing has no effect. To switch to continuous-conversion mode, write a 0b to the MODE bit in the Configuration register.

#### 7.4.2.2 Continuous-Conversion Mode

In continuous-conversion mode (MODE bit set to 0b), the ADS101xL perform conversions continuously. When a conversion is complete, the ADS101xL place the result in the [Conversion register](#) and immediately begin another conversion. When writing new configuration settings, the currently ongoing conversion completes with the previous configuration settings. Thereafter, continuous conversions with the new configuration settings start. To switch to single-shot conversion mode, write a 1b to the MODE bit in the Configuration register or reset the device.

## 7.5 Programming

### 7.5.1 I<sup>2</sup>C Interface

The ADS101xL uses an inter-integrated circuit (I<sup>2</sup>C) compatible interface for serial communication. I<sup>2</sup>C is a 2-wire, open-drain communication interface that allows for communication between a controller device and multiple target devices on the same bus by using device addressing. Each target device on an I<sup>2</sup>C bus must have a unique address. Communication on the I<sup>2</sup>C bus always takes place between two devices: one acting as the controller and the other as the target. Both the controller and target can receive and transmit data, but the target can only read or write under the direction of the controller. The ADS101xL always acts as an I<sup>2</sup>C target device.

An I<sup>2</sup>C bus consists of two lines: SDA and SCL. SDA carries data and SCL provides the clock. Devices on the I<sup>2</sup>C bus drive the bus lines low by connecting the lines to ground; the devices never drive the bus lines high. Instead, the bus wires are pulled high by pullup resistors; thus, the bus wires are always high when a device is not driving the lines low. As a result of this configuration, two devices do not conflict. If two devices drive the bus simultaneously, there is no driver contention.

See the [I<sup>2</sup>C-Bus Specification and User Manual](#) from NXP Semiconductors™ for more details.

#### 7.5.1.1 I<sup>2</sup>C Address Selection

The ADS101xL has one address pin (ADDR) that configures the I<sup>2</sup>C address of the device. The ADDR pin can connect to GND, VDD, SDA, or SCL (as shown in [Table 7-2](#)), which allows four different addresses to be selected with one pin. At the start of every transaction, that is between the START condition (first falling edge of SDA) and the first falling SCL edge of the address byte, the ADS101xL decodes the address configuration again.

Use the GND, VDD, or SCL connections first for address selection. If the SDA connection is used for address selection, hold the SDA line low for at least 100 ns after the SCL line goes low to make sure the device decodes the address correctly during I<sup>2</sup>C communication.

**Table 7-2. ADDR Pin Connection and Corresponding Target Address**

ADDR PIN CONNECTION	TARGET ADDRESS
GND	1001 000b
VDD	1001 001b
SDA	1001 010b
SCL	1001 011b

#### 7.5.1.2 I<sup>2</sup>C Interface Speed

The ADS101xL supports the following I<sup>2</sup>C interface speeds: Standard-mode (Sm) with bit rates up to 100 kbit/s, and fast-mode (Fm) with bit rates up to 400 kbit/s. Fast-mode plus (Fm+) and high-speed mode (Hs-mode) are not supported.

##### 7.5.1.2.1 Serial Clock (SCL) and Serial Data (SDA)

The serial clock (SCL) line clocks data in and out of the device. The controller always drives the clock line. The ADS101xL cannot act as a controller and, as a result, can never drive SCL.

The serial data (SDA) line allows for bidirectional communication between the host (the controller) and the ADS101xL (the target). When the controller reads from a ADS101xL device, the ADS101xL drives the data line; when the controller writes to a ADS101xL device, the controller drives the data line.

Data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the SCL line is low. One clock pulse is generated for each data bit transferred. When in an idle state, the controller should hold SCL high.

After the SDA line settles, the SCL line is brought high and then is brought low. This pulse on SCL clocks the SDA bit into the receiver shift register.




### 7.5.1.3 I<sup>2</sup>C Data Transfer Protocol

Figure 7-8 shows the format of the data transfer. The controller initiates all transactions with the ADS101xL by generating a START (S) condition. A high-to-low transition on the SDA line while SCL is high defines a START condition. The bus is considered to be busy after the START condition.

Following the START condition, the controller sends the 7-bit target address corresponding to the address of the ADS101xL that the controller wants to communicate with. The controller then sends an eighth bit that is a data-direction bit ( $R/\overline{W}$ ). An  $R/\overline{W}$  bit of 0b indicates a write operation, and an  $R/\overline{W}$  bit of 1b indicates a read operation. After the  $R/\overline{W}$  bit, the controller generates a ninth SCLK pulse and releases the SDA line to allow the ADS101xL to acknowledge (ACK) the reception of the target address by pulling SDA low. If the device does not recognize the target address, the ADS101xL holds SDA high to indicate a not acknowledge (NACK) signal.

Data transmission follows next in the process. If the transaction is a read ( $R/\overline{W} = 1b$ ), the ADS101xL outputs data on SDA. If the transaction is a write ( $R/\overline{W} = 0b$ ), the host outputs data on SDA. Data are transferred byte-wise, most significant bit (MSB) first. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be acknowledged (with the ACK bit) by the receiver. If the transaction is a read, the controller issues the ACK bit. If the transaction is a write, the ADS101xL issues the ACK bit.

The controller terminates all transactions by generating a STOP (P) condition. A low-to-high transition on the SDA line while SCL is high defines a STOP condition. The bus is considered free again  $t_{BUF}$  (bus-free time) after the STOP condition.



**Figure 7-8. I<sup>2</sup>C Data Transfer Format**

### 7.5.1.4 Timeout

The ADS101xL offer an I<sup>2</sup>C timeout feature that can be used to recover communication when a serial interface transmission is interrupted. If the host initiates contact with the ADS101xL but subsequently remains idle for 25 ms before completing a command, the ADS101xL interface is reset. If the ADS101xL interface resets because of a timeout condition, the host must abort the transaction and restart the communication again by issuing a new START condition.

### 7.5.1.5 I<sup>2</sup>C General-Call (Software Reset)

The ADS101xL respond to the I<sup>2</sup>C general-call address (0000 000b) if the  $R/\overline{W}$  bit is 0b. The devices acknowledge the general-call address and, if the next byte is 06h, the ADS101xL reset the internal registers and enter a power-down state.


### 7.5.2 Reading and Writing Register Data

To access a specific register from the ADS101xL, the controller must first write an appropriate value to the register address pointer bits P[1:0] in the [Address Pointer register](#). The Address Pointer register is written to directly after the target address byte, low  $R/\overline{W}$  bit, and a successful target acknowledgment. After the Address Pointer register is written, the target acknowledges, and the controller issues a STOP or a repeated START condition.

#### 7.5.2.1 Reading Conversion Data or the Configuration Register

Read the [Conversion register](#) or [Configuration register](#) as shown in [Figure 7-9](#) by using two I<sup>2</sup>C communication frames. The first frame is an I<sup>2</sup>C write operation where the  $R/\overline{W}$  bit at the end of the target address is 0b to indicate a write. In this frame, the host sends the Address Pointer register that points to the register to read from. The second frame is an I<sup>2</sup>C read operation where the  $R/\overline{W}$  bit at the end of the target address is 1b to indicate a read. The ADS101xL transmits the contents of the register in this second I<sup>2</sup>C frame. The controller can terminate the transmission after any byte by not acknowledging or issuing a START or STOP condition.

When repeatedly reading the same register, the Address Pointer register does not need to be written every time again because the ADS101xL store the value of the Address Pointer register until a write operation modifies the value.




The controller can terminate the transmission after the first byte by not acknowledging.

**Figure 7-9. Reading Register Data**


#### 7.5.2.2 Writing the Configuration Register

Write the [Configuration register](#) (as shown in [Figure 7-10](#)) using a single I<sup>2</sup>C communication frame. The  $R/\overline{W}$  bit at the end of the target address is 0b to indicate a write. The host first sends the Address Pointer register that points to the Configuration register, followed by two bytes that represent the register content to write. The ADS101xL acknowledge each received byte.



**Figure 7-10. Writing Register Data**

[Figure 7-11](#) provides a legend for [Figure 7-9](#) and [Figure 7-10](#).



**Figure 7-11. Legend for the I<sup>2</sup>C Sequence Diagrams**


### 7.5.3 Data Format

The ADS101xL provides 12 bits of data in binary two's-complement format that is left-justified within the 16-bit Conversion register. A positive full-scale (+FS) input produces an output code of 7FFh and a negative full-scale (–FS) input produces an output code of 800h. The output clips at these codes for signals that exceed full-scale. Table 7-3 summarizes the ideal output codes for different input signals. Figure 7-12 shows code transitions versus input voltage.

**Table 7-3. Input Signal Versus Ideal Output Code**

INPUT SIGNAL $V_{IN} = (V_{AINP} - V_{AINN})$	IDEAL OUTPUT CODE <sup>(1)</sup>
$\geq +FS (2^{11} - 1) / 2^{11}$	7FFh
$+FS / 2^{11}$	001h
0	000h
$-FS / 2^{11}$	FFh
$\leq -FS$	800h

- (1) Excludes the effects of noise, INL, offset, and gain errors. The D[11:0] bits of the Conversion register are shown.



**Figure 7-12. Code Transition Diagram**

#### Note

Single-ended signal measurements, where  $V_{AINN} = 0\text{ V}$  and  $V_{AINP} = 0\text{ V}$  to  $+FS$ , only use the positive code range from 000h to 7FFh. However, because of device offset, the ADS101xL can still output negative codes if  $V_{AINP}$  is close to 0 V.

## 8 Register Map

The ADS101xL has four registers that are accessible through the I<sup>2</sup>C interface using the [Address Pointer register](#). The [Conversion register](#) contains the result of the last conversion. The [Configuration register](#) is used to change the ADS101xL operating modes and query the device status. The other two registers, Lo\_thresh and Hi\_thresh, set the threshold values used for the comparator function.

### 8.1 Address Pointer Register (address = N/A) [reset = N/A]

All four registers are accessed by writing to the Address Pointer register.

**Figure 8-1. Address Pointer Register**

7	6	5	4	3	2	1	0
RESERVED						P[1:0]	
W-000000b						W-00b	

**Table 8-1. Address Pointer Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	Reserved	W	000000b	Always write 000000b
1:0	P[1:0]	W	00b	<b>Register address pointer</b> 00b : Conversion register 01b : Configuration register 10b : Lo_thresh register 11b : Hi_thresh register

### 8.2 Conversion Register (P[1:0] = 00b) [reset = 0000h]

The 16-bit Conversion register contains the result of the last conversion in binary two's-complement format. Following power-up, the Conversion register is cleared to 0000h, and remains 0000h until the first conversion completes.

**Figure 8-2. Conversion Register**

15	14	13	12	11	10	9	8
D[11:4]							
R-00h							
7	6	5	4	3	2	1	0
D[3:0]				RESERVED			
R-0h				R-0h			

**Table 8-2. Conversion Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	D[11:0]	R	000h	12-bit conversion result
3:0	Reserved	R	0h	Always reads back 0h

### 8.3 Configuration Register (P[1:0] = 01b) [reset = 8583h]

The 16-bit Configuration register controls the operating mode, input selection, data rate, full-scale range, and comparator modes.

**Figure 8-3. Configuration Register: ADS1014L**

15	14	13	12	11	10	9	8	
OS	RESERVED				PGA[2:0]		MODE	
R/W-1b		R/W-000b				R/W-010b		R/W-1b
7	6	5	4	3	2	1	0	
DR[2:0]			COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE[1:0]		
R/W-100b			R/W-0b	R/W-0b	R/W-0b	R/W-11b		

**Figure 8-4. Configuration Register: ADS1015L**

15	14	13	12	11	10	9	8	
OS	MUX[2:0]				PGA[2:0]		MODE	
R/W-1b		R/W-000b				R/W-010b		R/W-1b
7	6	5	4	3	2	1	0	
DR[2:0]			COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE[1:0]		
R/W-100b			R/W-0b	R/W-0b	R/W-0b	R/W-11b		

**Table 8-3. Configuration Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OS	R/W	1b	<b>Operational status or single-shot conversion start</b> This bit determines the operational status of the device. OS can only be written when in power-down state and has no effect when a conversion is ongoing. When writing: 0b : No effect 1b : Start a single conversion (when in power-down state) When reading: 0b : Device is currently performing a conversion 1b : Device is not currently performing a conversion
14:12	MUX[2:0]	R/W	000b	<b>Input multiplexer configuration (ADS1015L only)</b> These bits configure the input multiplexer. <i>These bits serve no function on the ADS1014L. The ADS1014L always uses inputs AIN<sub>P</sub> = AIN0 and AIN<sub>N</sub> = AIN1.</i> 000b : AIN <sub>P</sub> = AIN0 and AIN <sub>N</sub> = AIN1 001b : AIN <sub>P</sub> = AIN0 and AIN <sub>N</sub> = AIN3 010b : AIN <sub>P</sub> = AIN1 and AIN <sub>N</sub> = AIN3 011b : AIN <sub>P</sub> = AIN2 and AIN <sub>N</sub> = AIN3 100b : AIN <sub>P</sub> = AIN0 and AIN <sub>N</sub> = GND 101b : AIN <sub>P</sub> = AIN1 and AIN <sub>N</sub> = GND 110b : AIN <sub>P</sub> = AIN2 and AIN <sub>N</sub> = GND 111b : AIN <sub>P</sub> = AIN3 and AIN <sub>N</sub> = GND
11:9	PGA[2:0]	R/W	010b	<b>Programmable gain amplifier configuration</b> These bits set the FSR of the programmable gain amplifier. 000b : FSR = ±6.144 V <sup>(1)</sup> 001b : FSR = ±4.096 V <sup>(1)</sup> 010b : FSR = ±2.048 V 011b : FSR = ±1.024 V 100b : FSR = ±0.512 V 101b : FSR = ±0.256 V 110b : FSR = ±0.256 V 111b : FSR = ±0.256 V
8	MODE	R/W	1b	<b>Device operating mode</b> This bit controls the operating mode. 0b : Continuous-conversion mode 1b : Single-shot mode or power-down state

**Table 8-3. Configuration Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7:5	DR[2:0]	R/W	100b	<b>Data rate</b> These bits control the data rate setting. 000b : 128 SPS 001b : 250 SPS 010b : 490 SPS 011b : 920 SPS 100b : 1600 SPS 101b : 2400 SPS 110b : 3300 SPS 111b : 3300 SPS
4	COMP_MODE	R/W	0b	<b>Comparator mode</b> This bit configures the comparator operating mode. 0b : Traditional comparator 1b : Window comparator
3	COMP_POL	R/W	0b	<b>Comparator polarity</b> This bit controls the polarity of the ALERT/RDY pin. 0b : Active low 1b : Active high
2	COMP_LAT	R/W	0b	<b>Latching comparator</b> This bit controls whether the ALERT/RDY pin latches after being asserted or clears after conversions are within the margin of the upper and lower threshold values. 0b : Nonlatching comparator. The ALERT/RDY pin does not latch when asserted. 1b : Latching comparator. The asserted ALERT/RDY pin remains latched until conversion data are read by the controller or an appropriate SMBus alert response is sent by the controller. The device responds with an address, and is the lowest address currently asserting the ALERT/RDY bus line.
1:0	COMP_QUE[1:0]	R/W	11b	<b>Comparator queue and disable</b> These bits perform two functions. When set to 11b, the comparator is disabled and the ALERT/RDY pin is set to a high-impedance state. When set to any other value, the ALERT/RDY pin and the comparator function are enabled, and the set value determines the number of successive conversions exceeding the upper or lower threshold required before asserting the ALERT/RDY pin. 00b : Assert after one conversion 01b : Assert after two conversions 10b : Assert after four conversions 11b : Disable the comparator and set the ALERT/RDY pin to high impedance

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

### 8.4 Lo\_thresh (P[1:0] = 10b) [reset = 8000h] and Hi\_thresh (P[1:0] = 11b) [reset = 7FFFh] Registers

The upper and lower threshold values used by the comparator are stored in two 16-bit registers in two's-complement format. The comparator is implemented as a digital comparator; therefore, the values in these registers must be updated whenever the PGA settings are changed.

The conversion-ready function of the ALERT/RDY pin is enabled by setting the Hi\_thresh register MSB to 1b and the Lo\_thresh register MSB to 0b. To use the comparator function of the ALERT/RDY pin, the Hi\_thresh register value must always be greater than the Lo\_thresh register value. The threshold register formats are shown in the [Lo\\_thresh Register](#) and [Hi\\_thresh Register](#). When set to RDY mode, the ALERT/RDY pin outputs the OS bit when in single-shot mode, and provides a continuous-conversion ready pulse when in continuous-conversion mode.

**Figure 8-5. Lo\_thresh Register**

15	14	13	12	11	10	9	8
Lo_thresh[11:4]							
R/W-80h							
7	6	5	4	3	2	1	0
Lo_thresh[3:0]				RESERVED			
R/W-0h				R-0h			

**Figure 8-6. Hi\_thresh Register**

15	14	13	12	11	10	9	8
Hi_thresh[11:4]							
R/W-7Fh							
7	6	5	4	3	2	1	0
Hi_thresh[3:0]				RESERVED			
R/W-Fh				R-Fh			

**Table 8-4. Lo\_thresh and Hi\_thresh Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	Lo_thresh[11:0]	R/W	800h	Low threshold value
15:4	Hi_thresh[11:0]	R/W	7FFFh	High threshold value

## 9 Application and Implementation

### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The following sections give example circuits and suggestions for using the ADS101xL in various situations.

#### 9.1.1 Basic Connections

Figure 9-1 shows the principle I<sup>2</sup>C connections for the ADS1015L.



**Figure 9-1. Typical Connections of the ADS1015L**

The fully differential voltage input of the ADS101xL is designed for connection to differential sources with moderately low source impedance, such as thermocouples and thermistors. Although the ADS101xL can read bipolar differential signals, these devices cannot accept negative voltages on either input.

The ADS101xL draws transient currents during conversion. A 0.1-μF power-supply bypass capacitor supplies the momentary bursts of extra current required from the supply.

The ADS101xL interfaces directly to standard mode and fast mode I<sup>2</sup>C controllers. Any microcontroller I<sup>2</sup>C peripheral, including controller-only and single-controller I<sup>2</sup>C peripherals, operates with the ADS101xL. The ADS101xL does not perform clock-stretching (that is, the device never pulls the clock line low), so this function does not need to be provided for unless other clock-stretching devices are on the same I<sup>2</sup>C bus.

Pullup resistors are required on both the SDA and SCL lines because I<sup>2</sup>C bus drivers are open drain. The size of these resistors depends on the bus operating speed and capacitance of the bus lines. Higher-value resistors consume less power, but increase the transition times on the bus, thus limiting the bus speed. Lower-value resistors allow higher speed, but at the expense of higher power consumption. Long bus lines have higher capacitance and require smaller pullup resistors to compensate. Do not use resistors that are too small to avoid bus drivers being unable to pull the bus lines low.



### 9.1.2 Unused Inputs and Outputs


Follow the guidelines below for the connection of unused device pins:

- Either float unused analog inputs, or tie unused analog inputs to GND
- Either float NC (not connected) pins, or tie the NC pins to GND
- If the ALERT/RDY output pin is not used, leave this pin unconnected or tie this pin to VDD using a weak pullup resistor

### 9.1.3 Single-Ended Inputs

The ADS1014L can measure one, and the ADS1015L up to four, single-ended signals. The ADS1014L can measure single-ended signals by connecting AIN1 to GND externally. The ADS1015L measures single-ended signals by appropriate configuration of the MUX[2:0] bits in the Configuration register. Figure 9-2 shows a single-ended connection scheme for the ADS1015L. The single-ended signal ranges from 0 V up to positive supply or +FS, whichever is lower. Negative voltages cannot be applied to these devices because the ADS101xL can only accept positive voltages with respect to ground. The ADS101xL do not lose linearity within the input range.

The ADS101xL offer a differential input voltage range of  $\pm$ FSR. Single-ended configurations use only one-half of the full-scale input voltage range. Differential configurations maximize the dynamic range of the ADC, and provide better common-mode noise rejection than single-ended configurations.



NOTE: Digital pin connections omitted for clarity.

**Figure 9-2. Measuring Single-Ended Inputs**

The ADS1015L also allows AIN3 to serve as a common point for measurements by appropriate setting of the MUX[2:0] bits. AIN0, AIN1, and AIN2 can all be measured with respect to AIN3. In this configuration, the ADS1015L operates with inputs, where AIN3 serves as the common point. This ability improves the usable range over the single-ended configuration because negative differential voltages are allowed when  $GND < V_{(AIN3)} < VDD$ ; however, common-mode noise attenuation is not offered.

### 9.1.4 Input Protection


The ADS101xL are fabricated in a small-geometry, low-voltage process. The analog inputs feature protection diodes to the supply rails. However, the current-handling ability of these diodes is limited, and the ADS101xL can be permanently damaged by analog input voltages that exceed approximately 300 mV beyond the rails for extended periods. One way to protect against overvoltage is to place current-limiting resistors on the input lines. The ADS101xL analog inputs can withstand continuous currents as large as 10 mA.

### 9.1.5 Analog Input Filtering

Analog input filtering serves two purposes:

1. Limits the effect of aliasing during the sampling process
2. Reduces external noise from being a part of the measurement

Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components fold back and show up in the actual frequency band of interest below half the sampling frequency. The filter response of the digital filter, as shown in [Figure 9-3](#), repeats at multiples of the sampling frequency, also known as the modulator frequency ( $f_{MOD}$ ). Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency, or multiples thereof, are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.




**Figure 9-3. Effect of Aliasing**

Many sensor signals are inherently band-limited (for example, the output of a thermocouple has a limited rate of change). In this case, the sensor signal does not alias back into the pass band when using a  $\Delta\Sigma$  ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed circuit board (PCB) in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Generally, any signal beyond  $f_{MOD} / 2$  is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS101xL attenuates signals to a certain degree. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or 10 times higher is generally a good starting point for a system design.

### 9.1.6 Connecting Multiple Devices

Up to four ADS101xL devices can be connected to a single I<sup>2</sup>C bus using different address pin configurations for each device. Use the address pin to set the ADS101xL to one of four different I<sup>2</sup>C addresses. Use the GND, VDD, and SCL addresses first. If SDA is used as the device address, hold the SDA line low for at least 100 ns after the SCL line goes low to make sure the device decodes the address correctly during I<sup>2</sup>C communication. Figure 9-4 shows an example of four ADS101xL devices on the same I<sup>2</sup>C bus. One set of pullup resistors is required per bus. If needed, lower the pullup resistor values to compensate for the additional bus capacitance presented by multiple devices and increased line length.



NOTE: The ADS101xL power and input connections are omitted for clarity. The ADDR pin selects the I<sup>2</sup>C address.

**Figure 9-4. Connecting Multiple ADS101xL Devices**


### 9.1.7 Duty Cycling For Low Power

The noise performance of a  $\Delta\Sigma$  ADC generally improves when lowering the output data rate because more samples of the internal modulator are averaged to yield one conversion result. In applications where power consumption is critical, the improved noise performance at low data rates is not always required. For these applications, the ADS101xL supports duty cycling that yields significant power savings by periodically requesting high data rate readings at an effectively lower data rate. For example, an ADS101xL in power-down state with a data rate set to 3300 SPS can be operated by a microcontroller that instructs a single-shot conversion every 7.8 ms (128 SPS). A conversion at 3300 SPS only requires approximately 0.3 ms, so the ADS101xL enters power-down state for the remaining 7.5 ms. In this configuration, the ADS101xL consumes approximately 1/25th the power that is otherwise consumed in continuous-conversion mode. The duty cycling rate is completely arbitrary and is defined by the controller. The ADS101xL offers lower data rates that do not implement duty cycling and also offers improved noise performance if required.

### 9.1.8 I<sup>2</sup>C Communication Sequence Example

This section provides an example of an I<sup>2</sup>C communication sequence between a microcontroller (the controller) and a ADS101xL (the target) configured with a target address of 1001 000b to start a single-shot conversion and subsequently read the conversion result.


- Write the Configuration register as shown in [Figure 9-6](#) to configure the device (for example, when using the ADS1015L, write MUX[2:0] = 000b, PGA[2:0] = 010b, MODE = 1b, and DR[2:0] = 110b) and start a single-shot conversion (OS = 1b).



**Figure 9-5. Write the Configuration Register**



- Wait at least  $t = 1 / DR \pm 10\%$  for the conversion to complete.

Alternatively, poll the OS bit for a 1b as shown in [Figure 9-6](#) to determine when the conversion result is ready for retrieval. This option does not work in continuous-conversion mode because the OS bit always reads 0b.



**Figure 9-6. Read the Configuration Register to Check for OS = 1b**


- Then, as shown in [Figure 9-7](#), read the Conversion register.



**Figure 9-7. Read the Conversion Register**

- Start a new single-shot conversion by writing a 1b to the OS bit in the Configuration register.


To save time, a new conversion can also be started (step 4) before reading the conversion result (step 3). [Figure 9-8](#) lists a legend for [Figure 9-5](#) to [Figure 9-7](#).



**Figure 9-8. Legend for the I<sup>2</sup>C Sequence Diagrams**

## 9.2 Typical Application

This application example describes how to use the ADS1015L to monitor two different supply voltage rails in a system. [Figure 9-9](#) shows a typical implementation for monitoring two supply voltage rails.



**Figure 9-9. Monitoring Two Supply Voltage Rails Using the ADS1015L**

### 9.2.1 Design Requirements

[Table 9-1](#) lists the design requirements for this application.

**Table 9-1. Design Requirements**


DESIGN PARAMETER	VALUE
Device supply voltage	3.3 V
Voltage rails to monitor	1.8 V, 3.3 V
Measurement accuracy	±0.5%
Update rate	1 ms per rail

### 9.2.2 Detailed Design Procedure

The analog inputs, AIN0 and AIN3, connect directly to the supply voltage rails that are monitored through RC filter resistors. Small filter resistor values of 100 Ω are chosen to reduce voltage drops (and therefore offset errors) caused by the input currents of the ADS1015L to a minimum. Filter capacitors of 0.47 µF are chosen to set the filter cutoff frequencies at 3.39 kHz. To get one reading from each of the two supplies within 2 ms, a data rate of 2400 SPS is selected. The device is set up for single-ended measurements using MUX[2:0] settings 100b and 101b. An FSR = ±4.096 V is selected to measure the 3.3-V rail. The same FSR can also be used to measure the 1.8-V rail or the FSR can be set to FSR = ±2.048 V.

### 9.2.3 Application Curve

The measurement results in [Figure 9-10](#) show that the two supplies can be measured with  $\pm 0.5\%$  accuracy over the complete operating ambient temperature range without any offset or gain calibration.



**Figure 9-10. Measurement Error vs Temperature**

## 9.3 Power Supply Recommendations


The device requires a single unipolar supply, VDD, to power both the analog and digital circuitry of the device.

### 9.3.1 Power-Supply Sequencing

Wait approximately 50  $\mu\text{s}$  after VDD is stabilized before communicating with the device to allow the power-up reset process to complete.

### 9.3.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. As shown in [Figure 9-11](#), VDD must be decoupled with at least a 0.1- $\mu\text{F}$  capacitor. The 0.1- $\mu\text{F}$  bypass capacitor supplies the momentary bursts of extra current required from the supply when the device is converting. Place the bypass capacitor as close to the power-supply pin of the device as possible using low-impedance connections. Use multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, do not use vias to connect capacitors to the device pins for better noise immunity. Using multiple vias in parallel lowers the overall inductance, and is beneficial for connections to ground planes.




**Figure 9-11. ADS1015L Power-Supply Decoupling**

## 9.4 Layout

### 9.4.1 Layout Guidelines

Employ best design practices when laying out a printed circuit board (PCB) for both analog and digital components. For optimal performance, separate the analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. [Figure 9-12](#) shows an example of good component placement. Although [Figure 9-12](#) provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.



**Figure 9-12. System Component Placement**

The following outlines some basic recommendations for the layout of the ADS101xL to get the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Route digital lines away from analog lines. This placement prevents digital noise from coupling back into analog signals.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, the current must find another path to return to the source and complete the circuit. A longer return current path increases the chance that the signal radiates. Sensitive signals are more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high-frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react with the input bias current and cause an added error voltage. Reduce the loop area enclosed by the source signal and the return current to reduce the inductance in the path. Reduce the inductance to reduce the EMI pickup, and reduce the high-frequency impedance observed by the device.
- Differential inputs must be matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best input combinations for differential measurements use adjacent analog input lines (such as AIN0, AIN1 and AIN2, AIN3). The differential capacitors must be of high quality. The best ceramic chip capacitors are C0G (NPO), which have stable properties and low-noise characteristics.

### 9.4.2 Layout Example




Figure 9-13. ADS1015L VSSOP Package



## 10 Device and Documentation Support

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 10.3 Trademarks

NXP Semiconductors™ is a trademark of NXP Semiconductors.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
January 2024	*	Initial Release

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ADS1014LIDGSR</a>	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	014L
ADS1014LIDGSR.Z	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	014L
<a href="#">ADS1014LIYCJR</a>	Active	Production	DSBGA (YCJ)   12	3000   LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	3K7X
ADS1014LIYCJR.Z	Active	Production	DSBGA (YCJ)   12	3000   LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	3K7X
<a href="#">ADS1015LIDGSR</a>	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	015L
ADS1015LIDGSR.Z	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	015L

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1014LIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
ADS1014LIYCJR	DSBGA	YCJ	12	3000	180.0	8.4	1.15	1.6	0.44	4.0	8.0	Q1
ADS1015LIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1014LIDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1014LIYCJR	DSBGA	YCJ	12	3000	182.0	182.0	20.0
ADS1015LIDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0

# DGS0010A



# PACKAGE OUTLINE

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4221984/A 05/2015

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

# EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X


4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




YCJ0012



**PACKAGE OUTLINE**  
**DSBGA - 0.35 mm max height**

DIE SIZE BALL GRID ARRAY



4224964/A 04/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YCJ0012

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 50X



SOLDER MASK DETAILS  
NOT TO SCALE

4224964/A 04/2019

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YCJ0012

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm THICK STENCIL  
SCALE: 50X

4224964/A 04/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated