





AM26LV32E SLLS849E – APRIL 2008 – REVISED AUGUST 2023

# AM26LV32E Low-Voltage High-Speed Quadruple Differential Line Receiver With ±15-KV IEC ESD Protection

# **1** Features

Texas

INSTRUMENTS

- Meets or exceeds standard TIA/EIA-422-B and ITU recommendation V.11
- Operates from a single 3.3-V power supply
- Switching rates up to 32 MHz
- ESD Protection for RS422 bus pins (See ESD Ratings)
- Low power dissipation: 27 mW typical
- Open circuit fail-safe
- ±7-V Common-mode input voltage range with ±200-mV sensitivity
- Accepts 5-V logic inputs with 3.3-V supply (enable inputs)
- Input hysteresis: 35 mV typical
- Pin-to-pin compatible with AM26C32, AM26LS32
- Ioff Supports partial-power-down mode operation

# 2 Applications

- · High-reliability automotive applications
- · Configuration control and print support
- ATM and cash counters
- Smart grid
- AC and servo motor drives

# **3 Description**


The AM26LV32E device consists of guadruple differential line receivers with 3-state outputs. This device is designed to meet TIA/EIA-422-B and ITU recommendation V.11 drivers with reduced supply voltage. The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The 3-state outputs permit connection directly to a busorganized system. The AM26LV32E has an internal fail-safe circuitry that prevents the device from putting an unknown voltage signal at the receiver outputs. In the open fail-safe, a high state is produced at the respective output. This device is supported for partial-power-down applications using Ioff. Ioff circuitry disables the outputs, preventing damaging current back-flow through the device when it is powered down.

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>		
	SO (16)	10.2 mm × 7.8 mm		
AM26LV32E	SOIC (16)	9.9 mm x 6 mm		
AIVIZOLVJZE	VQFN (16)	4 mm x 3.5 mm		
	TSSOP (16)	5 mm x 6.4 mm		

#### **Package Information**

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



Page

Page

# **Table of Contents**

1 Features1	8.3 Feature Description8
2 Applications1	8.4 Device Functional Modes9
3 Description 1	9 Application Information Disclaimer10
4 Revision History2	9.1 Application Information 10
5 Pin Configuration and Functions	9.2 Typical Application10
6 Specifications	10 Power Supply Recommendations
6.1 Absolute Maximum Ratings4	11 Layout
6.2 ESD Ratings4	11.1 Layout Guidelines12
6.3 Recommended Operating Conditions4	11.2 Layout Example 12
6.4 Thermal Information5	12 Device and Documentation Support13
6.5 Electrical Characteristics5	12.1 Receiving Notification of Documentation Updates 13
6.6 Switching Characteristics6	12.2 Support Resources13
6.7 Typical Characteristics6	12.3 Trademarks13
7 Parameter Measurement Information7	12.4 Electrostatic Discharge Caution13
8 Detailed Description8	12.5 Glossary13
8.1 Overview	13 Mechanical, Packaging, and Orderable
8.2 Functional Block Diagram8	Information13

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (December 2020) to Revision E (August 2023)	Page
•	Changed the Device Information table to the Package Information table	1
•	Changed the Thermal Information	<mark>5</mark>
	Changed the Typical Characteristics	

#### Changes from Revision C (July 2018) to Revision D (December 2020)

- · Changed feature From: Open Circuit, Short Circuit, and Terminated Fail-Safe To: Open Circuit Fail-Safe .....1
- Deleted text from the Description: shorted fail-safe, and terminated fail-safe To: Open Circuit Fail-Safe .......1


C	hanges from Revision B (July 2015) to Revision C (July 2018)	Page
•	Changed the pinout image appearance	3
	Changed the A and B Input signals on the waveform of Figure 7-1	


#### Changes from Revision A (May 2008) to Revision B (July 2015)

 Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



# **5** Pin Configuration and Functions





(Top View)

Table 5-1. Pin Functions

PIN		ТҮРЕ	DESCRIPTION	
NAME	NO.		DESCRIPTION	
1A	2	I	RS422/RS485 differential input (noninverting)	
1B	1	I	RS422/RS485 differential input (inverting)	
1Y	3	0	Logic level output	
2A	6	I	RS422/RS485 differential input (noninverting)	
2B	7	I	RS422/RS485 differential input (inverting)	
2Y	5	0	Logic level output	
3A	10	I	RS422/RS485 differential input (noninverting)	
3B	9	I	RS422/RS485 differential input (inverting)	
3Y	11	0	Logic level output	
4A	14	I	RS422/RS485 differential input (noninverting)	
4B	15	I	RS422/RS485 differential input (inverting)	
4Y	13	0	Logic level output	
G	4	I	Active-high select	
G	12	I	Active-low select	
GND	8	_	Ground	
V <sub>CC</sub>	16	_	Power Supply	



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (3)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>		-0.5	6	V
V	Input voltage	A or B inputs	-14	14	V
V	Input voltage	G or G inputs	-0.5	6	v
V <sub>ID</sub>	Differential input voltage <sup>(4)</sup>		-14	14	V
Vo	Output voltage		-0.5	6	V
I <sub>O</sub>	Output current			±20	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
TJ	Operating virtual junction temperature	·		150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential input voltage are with respect to the network GND.

(3) This device is designed to meet TIA/EIA-422-B and ITU.

(4) Differential input voltage is measured at the non-inverting input with respect to the corresponding inverting input.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±15000	
V <sub>(ESD)</sub>	Electrostatic discharge	IEC61000-4-2, Contact Gap Discharge	±8000	V
		IEC61000-4-2, Air Gap Discharge	±15000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±15000 V may actually have higher performance.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
VIH	High-level input voltage	2		5.5	V
VIL	Low-level input voltage	0		0.8	V
V <sub>IC</sub>	Common-mode input voltage	-7		7	V
V <sub>ID</sub>	Differential input voltage	-7		7	V
I <sub>OH</sub>	High-level output current			-5	mA
I <sub>OL</sub>	Low-level output current			5	mA
T <sub>A</sub>	Operating free-air temperature	-40		85	°C



### 6.4 Thermal Information

		AM26LV32E								
т	HERMAL METRIC <sup>(1)</sup>	D (SOIC)	DR (SOIC- Reel)	PW (TSSOP)	PWR (TSSOP- Reel)	NS (SOP)	NSR (SOP- Reel)	RGY (VQFN)	RGY (VQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	73.1	84.6	109	107.5	69	88.5	92	48.4	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	38.4	43.5	34	38.4	34	46.2	40	46.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	N/A	43.2	N/A	53.7	N/A	50.7	N/A	24.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	N/A	10.4	N/A	3.2	N/A	13.5	N/A	2.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	N/A	42.8	N/A	53.1	N/A	50.3	N/A	24.5	°C/W
R <sub>θ</sub> JC(bottom	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	N/A	8.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

over recommended ranges of common-mode input, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage, differential input					0.2	V
V <sub>IT-</sub>	Negative-going input threshold voltage, differential input			-0.2			V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )				35		mV
V <sub>IK</sub>	Input clamp voltage, G and $\overline{G}$	I <sub>I</sub> = –18 mA				-1.5	V
		V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -	5 mA	2.4	3.2		
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = –	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = –100 μA				V
v		V <sub>ID</sub> = -200 mV, I <sub>OL</sub> = 5 mA			0.17	0.5	V
V <sub>OL</sub>	Low-level output voltage	$V_{ID}$ = -200 mV, $I_{OL}$ =	100 µA			0.1	V
I <sub>OZ</sub>	High-impedance state output current	$V_0 = V_{CC}$ or GND				±50	μA
I <sub>off</sub>	Output current with power off	$V_{\rm CC} = 0  V,  V_{\rm O} = 0  {\rm or}  \xi$	5.5 V			±100	μA
			V <sub>I</sub> = 10 V			1.5	
II.	Line input current	Other input at 0 V	V <sub>I</sub> = -10 V			-2.5	mA
l <sub>l</sub>	Enable input current, G and $\overline{G}$	V <sub>I</sub> = V <sub>CC</sub> or GND				±1	μA
r <sub>i</sub>	Input resistance	$V_{IC} = -7 V$ to 7 V, Other input at 0 V		4	17		kΩ
I <sub>CC</sub>	Supply current (total package)	G, $\overline{G} = V_{CC}$ or GND, No load, Line inputs open			8	17	mA
C <sub>pd</sub>	Power dissipation capacitance	One channel			150		pF



## 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output		8	16	26	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 7-1	8	16	26	ns
t <sub>t</sub>	Transition time	See Figure 7-1		5		ns
t <sub>PZH</sub>	Output-enable time to high-level	See Figure 7-2		17	40	ns
t <sub>PZL</sub>	Output-enable time to low-level	See Figure 7-2		10	40	ns
t <sub>PHZ</sub>	Output-disable time from high-level	See Figure 7-2		20	40	ns
t <sub>PLZ</sub>	Output-disable time from low-level	See Figure 7-2		16	40	ns
t <sub>sk(p)</sub>	Pulse skew	See Figure 7-1 Figure 7-2		4	6	ns
t <sub>sk(o)</sub>	Pulse skew	See Figure 7-1 Figure 7-2		4	6	ns
t <sub>sk(pp)</sub>	Pulse skew (device to device)	See Figure 7-1 Figure 7-2		6	9	ns
f <sub>(max)</sub>	Maximum operating frequency	See Figure 7-1		32		MHz

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## 6.7 Typical Characteristics





Figure 6-1. Output Voltage vs Input Current




## **7 Parameter Measurement Information**



A.  $C_L$  includes probe and jig capacitance.

#### Figure 7-1. Switching Test Circuit and Voltage Waveforms



- A.  $C_L$  includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>r</sub> = t<sub>f</sub> = 6 ns.

#### Figure 7-2. Enable/Disable Time Test Circuit and Output Voltage Waveforms




# 8 Detailed Description

## 8.1 Overview

The AM26LV32E is a low-voltage, quadruple-differential line receiver that meets the necessary requirements for NSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU Recommendation V.10 and V.11. This device allows a low power or low voltage MCU to interface with heavy machinery, subsystems and other devices through long wires of up to 1000 m, giving any design a reliable and easy to use connection. As with any RS422 interface, the AM26LV32E works in a differential voltage range, which enables very good signal integrity.

## 8.2 Functional Block Diagram



# 8.3 Feature Description

## 8.3.1 ±7-V Common-Mode Range With ±200-mV Sensitivity

For a common-mode voltage varying from –7 V to 7 V, the input voltage is acceptable in low ranges greater than 200 mV as a standard.

## 8.3.2 Input Fail-Safe Circuitry

RS-485 specifies that the receiver output state should be logic high for differential input voltages of  $V_{AB} \ge +200$  mV and logic low for  $V_{AB} \le -200$  mV. For input voltages in between these limits, a receiver's output state is not defined and can randomly assume high or low. Removing the uncertainty of random output states, modern transceiver designs include internal biasing circuits that put the receiver output into a defined state (typically high) in the absence of a valid input signal. A loss of input signal can be caused by:

- an open circuit caused by a wire break or the unintentional disconnection of a transceiver from the bus
- a short circuit due to an insulation fault, connecting both conductors of a differential pair to one another
- an idle bus when none of the bus transceivers are active.

An open circuit caused by a wire break or the unintentional disconnection of a transceiver from the bus. The AM26LV32E has an internal circuit that ensures functionality during an open failure.

## 8.3.3 Active-High and Active-Low

The device can be configure using the G and  $\overline{G}$  logic inputs to select receiver output. The high voltage or logic 1 on the G pin, allows the device to operate on an active-high and having a low voltage or logic 0 on the  $\overline{G}$  enables active low operation. These are simply a way to configure the logic to match that of the receiving or transmitting controller or microprocessor.



### 8.4 Device Functional Modes

### 8.4.1 Enable and Disable

The receivers implemented in these RS422 devices can be configured using the G and  $\overline{G}$  pins to be enabled or disabled. This allows users to ignore or filter out transmissions as desired.

DIFFERENTIAL	ENAE	OUTPUT						
INPUT	G	G	001901					
V <sub>ID</sub> ≥ 0.2 V	Н	Х	Н					
v <sub>ID</sub> ≥ 0.2 v	Х	L	Н					
–0.2 V < V <sub>ID</sub> < 0.2 V	Н	Х	?					
$-0.2 V < V_{ID} < 0.2 V$	Х	L	?					
V <sub>ID</sub> ≤ -0.2 V	Н	Х	L					
VID = -0.2 V	Х	L	L					
Open	Н	Х	Н					
Open	Х	L	Н					
Х	L	Н	Z					

#### Table 8-1. Function Table (Each Driver)

(1) H = high-level, L = low-level, X = irrelevant, Z = high impedance (off), ? = indeterminate



## 9 Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

When designing a system that uses drivers, receivers, and transceivers that comply with RS-422 or RS-485, proper cable termination is essential for highly reliable applications with reduced reflections in the transmission line. Because RS-422 allows only one driver on the bus, if termination is used, it is placed only at the end of the cable near the last receiver. In general, RS-485 requires termination at both ends of the cable. Factors to consider when determining the type of termination usually are performance requirements of the application and the ever-present factor, cost. The different types of termination techniques discussed are unterminated lines, parallel termination, ac termination, and multipoint termination. Laboratory waveforms for each termination technique (except multipoint termination) illustrate the usefulness and robustness of RS-422 (and, indirectly, RS- 485). Similar results can be obtained if 485-compliant devices and termination techniques are used. For laboratory experiments, 100 feet of 100- $\Omega$ , 24-AWG, twisted-pair cable (Bertek) was used. A single driver and receiver, TI AM26LV31E and AM26LV32E, respectively, were tested at room temperature with a 3.3-V supply voltage. Two plots per termination technique are shown. In each plot, the top waveform is the driver input and the bottom waveform is the receiver output. To show voltage waveforms related to transmission-line reflections, the first plot shows output waveforms from the driver at the start of the cable; the second plot shows input waveforms to the receiver at the far end of the cable.

### 9.2 Typical Application




Figure 9-1. Differential Terminated Configuration

#### 9.2.1 Design Requirements

Resistor and capacitor (if used) termination values are shown for each laboratory experiment, but vary from system to system. For example, the termination resistor,  $R_T$ , must be within 20% of the characteristic impedance,  $R_{OUT}$ , of the cable and can vary from about 80  $\Omega$  to 120  $\Omega$ .

#### 9.2.2 Detailed Design Procedure

Figure 9-1 shows a configuration with  $R_T$  as termination. Although reflections are present at the receiver inputs at a data signaling rate of 200 kbps with no termination, the RS-422-compliant receiver reads only the input differential voltage and produces a clean signal at the output.



### 9.2.3 Application Curve




Figure 9-2. Differential 120-Ω Terminated Output Waveforms (CAT 5E Cable)

## **10 Power Supply Recommendations**

Place  $0.1-\mu F$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.




# 11 Layout

## **11.1 Layout Guidelines**

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
  power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



# 11.2 Layout Example

Figure 11-1. Trace Layout on PCB and Recommendations



## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
AM26LV32EIDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV32EI	Samples
AM26LV32EIDRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV32EI	Samples
AM26LV32EINSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV32EI	Samples
AM26LV32EIPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB32	Samples
AM26LV32EIPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB32	Samples
AM26LV32EIRGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB32	Samples
AM26LV32EIRGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB32	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AM26LV32E :

Enhanced Product : AM26LV32E-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LV32EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV32EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV32EINSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
AM26LV32EINSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
AM26LV32EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
AM26LV32EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
AM26LV32EIRGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Feb-2024



All dimensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AM26LV32EIDR	SOIC	D	16	2500	353.0	353.0	32.0
AM26LV32EIDR	SOIC	D	16	2500	356.0	356.0	35.0
AM26LV32EINSR	SO	NS	16	2000	353.0	353.0	32.0
AM26LV32EINSR	SO	NS	16	2000	356.0	356.0	35.0
AM26LV32EIPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
AM26LV32EIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
AM26LV32EIRGYR	VQFN	RGY	16	3000	360.0	360.0	36.0

# **NS0016A**



# **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

# SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

# SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.


NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**



D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated