

# AMC3302 High-Precision, $\pm 50$ -mV Input, Reinforced Isolated Amplifier With Integrated DC/DC Converter

## 1 Features

- 3.3-V or 5-V single supply with integrated DC/DC converter
- $\pm 50$ -mV input voltage range optimized for current measurement using shunt resistors
- Fixed gain: 41
- Low DC errors:
  - Offset voltage:  $\pm 50$   $\mu$ V (max)
  - Offset drift:  $\pm 0.5$   $\mu$ V/ $^{\circ}$ C (max)
  - Gain error:  $\pm 0.2\%$  (max)
  - Gain error drift:  $\pm 35$  ppm/ $^{\circ}$ C (max)
  - Nonlinearity:  $\pm 0.03\%$  (max)
- High CMTI: 95 kV/ $\mu$ s (min)
- System-level diagnostic features
- Meets CISPR-11 and CISPR-25 EMI standards
- Safety-related certifications:
  - 6000- $V_{PK}$  reinforced isolation per DIN VDE V 0884-11
  - 4250- $V_{RMS}$  isolation for 1 minute per UL1577
- Fully specified over the extended industrial temperature range:  $-40^{\circ}$ C to  $+125^{\circ}$ C

## 2 Applications

- Isolated current sensing in:
  - [Protection relays](#)
  - [Motor drives](#)
  - [Power supplies](#)
  - [Photovoltaic inverters](#)

## 3 Description

The AMC3302 is a precision, isolated amplifier optimized for shunt-based current measurements. The fully integrated, isolated DC/DC converter allows single-supply operation from the low-side of the device, which makes the device a unique solution for space-constrained applications. The reinforced capacitive isolation barrier is certified according to VDE V 0884-11 and UL1577 and supports a working voltage of up to 1.2 kV<sub>RMS</sub>.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from hazardous voltages and damage.


The input of the AMC3302 is optimized for direct connection to a low-impedance shunt resistor or another low-impedance voltage source with low signal levels. The excellent DC accuracy and low temperature drift supports accurate current measurements over the extended industrial temperature range from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

The integrated DC/DC converter fault-detection and diagnostic output pin of the AMC3302 simplify system-level design and diagnostics.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC3302	SOIC (16)	10.30 mm $\times$ 7.50 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



## Table of Contents

<b>1 Features</b> .....	1	7.2 Functional Block Diagram.....	18
<b>2 Applications</b> .....	1	7.3 Feature Description.....	19
<b>3 Description</b> .....	1	7.4 Device Functional Modes.....	21
<b>4 Revision History</b> .....	2	<b>8 Application and Implementation</b> .....	22
<b>5 Pin Configuration and Functions</b> .....	3	8.1 Application Information.....	22
<b>6 Specifications</b> .....	4	8.2 Typical Application.....	22
6.1 Absolute Maximum Ratings .....	4	8.3 What to Do and What Not to Do.....	25
6.2 ESD Ratings .....	4	<b>9 Power Supply Recommendations</b> .....	26
6.3 Recommended Operating Conditions .....	4	<b>10 Layout</b> .....	28
6.4 Thermal Information .....	5	10.1 Layout Guidelines.....	28
6.5 Power Ratings .....	5	10.2 Layout Example.....	28
6.6 Insulation Specifications .....	6	<b>11 Device and Documentation Support</b> .....	29
6.7 Safety-Related Certifications .....	7	11.1 Documentation Support.....	29
6.8 Safety Limiting Values .....	7	11.2 Receiving Notification of Documentation Updates..	29
6.9 Electrical Characteristics .....	8	11.3 Support Resources.....	29
6.10 Switching Characteristics .....	9	11.4 Trademarks.....	29
6.11 Timing Diagram.....	10	11.5 Electrostatic Discharge Caution.....	29
6.12 Insulation Characteristics Curves.....	11	11.6 Glossary.....	29
6.13 Typical Characteristics.....	12	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	29
<b>7 Detailed Description</b> .....	18		
7.1 Overview.....	18		


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision A (February 2021) to Revision B (July 2021)</b>	<b>Page</b>
• Changed LDO_OUT pin description in <i>Pin Functions</i> table to include that no external load is allowed on the LDO_OUT pin.....	3
• Changed overvoltage category for rated mains voltage $\leq 600$ V from I-IV to I-III and for rated mains voltage $\leq 1000$ V from I-III to I-II .....	6
• Changed $C_{IO}$ from $\sim 3.5$ pF to $\sim 4.5$ pF.....	6
• Changed output bandwidth (BW) minimum value from 300 kHz to 290 kHz.....	8
• Changed CMTI limits from 85 kV/ $\mu$ s (min), 135 kV/ $\mu$ s (typ) to 95 kV/ $\mu$ s (min), 155 kV/ $\mu$ s (typ).....	8
• Added discussion of high-side and low-side LDO to <i>What to Do and What Not to Do</i> section.....	25
• Added information on reducing radiated emission to <i>Power Supply Recommendations</i> section, changed <i>Recommended External Components</i> table.....	26
• Added ferrite beads to <i>Recommended Layout of the AMC3302</i> figure.....	28

<b>Changes from Revision * (August 2020) to Revision A (February 2021)</b>	<b>Page</b>
• Changed document status from advance information to production data.....	1
• Added VDD <sub>UV</sub> and VDD <sub>POR</sub> specifications.....	8

## 5 Pin Configuration and Functions



**Figure 5-1. DWE Package, 16-Pin SOIC, Top View**

**Table 5-1. Pin Functions**

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	DCDC_OUT	Power	High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin. <sup>(1)</sup>
2	DCDC_HGND	High-side power ground	High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.
3	HLDO_IN	Power	Input of the high-side LDO; connect this pin to the DCDC_OUT pin. <sup>(1)</sup>
4	NC	—	No internal connection; connect this pin to HGND or leave this pin unconnected.
5	HLDO_OUT	Power	Output of the high-side LDO. <sup>(1)</sup>
6	INP	Analog input	Noninverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. <sup>(2)</sup>
7	INN	Analog input	Inverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. <sup>(2)</sup>
8	HGND	High-side signal ground	High-side analog ground; connect this pin to the DCDC_HGND pin.
9	GND	Low-side signal ground	Low-side analog ground; connect this pin to the DCDC_GND pin.
10	OUTN	Analog output	Inverting analog output.
11	OUTP	Analog output	Noninverting analog output.
12	VDD	Low-side power	Low-side power supply. <sup>(1)</sup>
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. The output of the LDO must not be loaded by external circuitry. <sup>(1)</sup>
14	DIAG	Digital output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.
15	DCDC_GND	Low-side power ground	Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.
16	DCDC_IN	Power	Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin. <sup>(1)</sup>

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

(2) See the [Layout](#) section for details.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	6.5	V
Analog input voltage	INP, INN	HGND – 6	V <sub>HLDO_OUT</sub> + 0.5	V
Analog output voltage	OUTP, OUTN	GND – 0.5	VDD + 0.5	V
Digital output voltage	DIAG	GND – 0.5	6.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
		Charged device model (CDM), per JESD22-C101 (2)	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
<b>POWER SUPPLY</b>							
VDD	Low-side power supply	VDD to GND		3	3.3	5.5	V
<b>ANALOG INPUT</b>							
V <sub>Clipping</sub>	Differential input voltage before clipping output	V <sub>IN</sub> = V <sub>INP</sub> – V <sub>INN</sub>			±64		mV
V <sub>FSR</sub>	Specified linear differential full-scale voltage	V <sub>IN</sub> = V <sub>INP</sub> – V <sub>INN</sub>		-50		50	mV
	Absolute common-mode input voltage (1)	(V <sub>INP</sub> + V <sub>INN</sub> ) / 2 to HGND		-2		V <sub>HLDO_OUT</sub>	V
V <sub>CM</sub>	Operating common-mode input voltage	(V <sub>INP</sub> + V <sub>INN</sub> ) / 2 to HGND		-0.032		1	V
<b>TEMPERATURE RANGE</b>							
T <sub>A</sub>	Specified ambient temperature			-40		125	°C

- (1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V<sub>CM</sub> for normal operation. Observe analog input voltage range as specified in the *Absolute Maximum Ratings* table.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		AMC3302	UNIT
		DWE (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	°C/W
$Y_{JT}$	Junction-to-top characterization parameter	16.7	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	42.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Maximum power dissipation	VDD = 5.5 V			231	mW
		VDD = 3.6 V			151	

## 6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
<b>GENERAL</b>				
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	μm
		Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-III	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-II	
<b>DIN VDE V 0884-11 (VDE V 0884-11): 2017-01<sup>(2)</sup></b>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	At AC voltage (bipolar)	1700	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum-rated isolation working voltage	At AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	1200	V <sub>RMS</sub>
		At DC voltage	1700	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)	6000	V <sub>PK</sub>
		V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production test)	7200	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 60065, 1.2/50-μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 10000 V <sub>PK</sub> (qualification)	6250	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a, after input/output safety test subgroup 2 / 3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s, V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s, V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤ 5	
		Method b1, at routine test (100% production) and preconditioning (type test), V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s, V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.5 V <sub>PP</sub> at 1 MHz	~4.5	pF
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
<b>UL1577</b>				
V <sub>ISO</sub>	Withstand isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> = 4250 V <sub>RMS</sub> or 6000 V <sub>DC</sub> , t = 60 s (qualification), V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production test)	4250	V <sub>RMS</sub>

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings must be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

## 6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

## 6.8 Safety Limiting Values

Safety limiting <sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	R <sub>θJA</sub> = 73.5°C/W, VDD = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			309	mA
		R <sub>θJA</sub> = 73.5°C/W, VDD = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			472	
P <sub>S</sub>	Safety input, output, or total power	R <sub>θJA</sub> = 73.5°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1700	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>θJA</sub>, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum junction temperature.}$$

$$P_S = I_S \times VDD_{max}, \text{ where } VDD_{max} \text{ is the maximum low-side voltage.}$$

## 6.9 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{DD} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $\text{INP} = -50\text{ mV}$  to  $+50\text{ mV}$ ,  $\text{INN} = \text{HGND} = 0\text{ V}$ , and the external components listed in the *Typical Application* section; typical specifications are at  $T_A = 25^\circ\text{C}$ , and  $V_{DD} = 3.3\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUT</b>						
$R_{\text{IN}}$	Single-ended input resistance	$\text{INN} = \text{HGND}$		4.75		k $\Omega$
$R_{\text{IND}}$	Differential input resistance			4.9		
$I_{\text{IB}}$	Input bias current	$\text{INP} = \text{INN} = \text{HGND}$ ; $I_{\text{IB}} = (I_{\text{IBP}} + I_{\text{IBN}}) / 2$	-48.5	-36	-28.5	$\mu\text{A}$
$I_{\text{IO}}$	Input offset current	$I_{\text{IO}} = I_{\text{IBP}} - I_{\text{IBN}}$ ; $\text{INP} = \text{INN} = \text{HGND}$		$\pm 10$		nA
$C_{\text{IN}}$	Single-ended input capacitance	$\text{INN} = \text{HGND}$ , $f_{\text{IN}} = 275\text{ kHz}$		4		pF
$C_{\text{IND}}$	Differential input capacitance	$f_{\text{IN}} = 275\text{ kHz}$		2		pF
<b>ANALOG OUTPUT</b>						
	Nominal gain			41		V/V
$V_{\text{CMout}}$	Common-mode output voltage		1.39	1.44	1.49	V
$V_{\text{CLIPout}}$	Clipping differential output voltage	$V_{\text{OUT}} = (V_{\text{OUTP}} - V_{\text{OUTN}})$ ; $ V_{\text{IN}}  =  V_{\text{INP}} - V_{\text{INN}}  > V_{\text{Clipping}}$	-2.52	$\pm 2.49$	2.52	V
$V_{\text{Failsafe}}$	Failsafe differential output voltage	$V_{\text{OUT}} = (V_{\text{OUTP}} - V_{\text{OUTN}})$ ; $V_{\text{DCDC\_OUT}} \leq V_{\text{DCDCUV}}$ , or $V_{\text{HLD0\_OUT}} \leq V_{\text{HLD0UV}}$	-2.63	-2.57	-2.53	V
BW	Output bandwidth		290	340		kHz
$R_{\text{OUT}}$	Output resistance	On OUTP or OUTN		0.2		$\Omega$
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, $\text{INP} = \text{INN} = \text{HGND}$ , outputs shorted to either GND or VDD		14		mA
CMTI	Common-mode transient immunity	$ \text{HGND} - \text{GND}  = 2\text{ kV}$	95	155		kV/ $\mu\text{s}$
<b>ACCURACY</b>						
$V_{\text{OS}}$	Input offset voltage <sup>(1) (2)</sup>	$T_A = 25^\circ\text{C}$ , $\text{INP} = \text{INN} = \text{HGND}$	-50	$\pm 15$	50	$\mu\text{V}$
$\text{TCV}_{\text{OS}}$	Input offset drift <sup>(1) (2) (4)</sup>		-0.5	$\pm 0.1$	0.5	$\mu\text{V}/^\circ\text{C}$
$E_{\text{G}}$	Gain error <sup>(1)</sup>	$T_A = 25^\circ\text{C}$	-0.2%	$\pm 0.04\%$	0.2%	
$\text{TCE}_{\text{G}}$	Gain error drift <sup>(1) (5)</sup>		-35	$\pm 10$	35	ppm/ $^\circ\text{C}$
	Nonlinearity <sup>(1)</sup>		-0.03%	$\pm 0.002\%$	0.03%	
SNR	Signal-to-noise ratio	$V_{\text{IN}} = 0.1 V_{\text{PP}}$ , $f_{\text{IN}} = 1\text{ kHz}$ , BW = 10 kHz, 10 kHz filter	77	81		dB
		$V_{\text{IN}} = 0.1 V_{\text{PP}}$ , $f_{\text{IN}} = 10\text{ kHz}$ , BW = 100 kHz, 1 MHz filter		70		
THD	Total harmonic distortion <sup>(3)</sup>	$V_{\text{IN}} = 0.1 V_{\text{pp}}$ , $f_{\text{IN}} = 10\text{ kHz}$ , BW = 100 kHz		-85		dB
	Output noise	$\text{INP} = \text{INN} = \text{HGND}$ , $f_{\text{IN}} = 0\text{ Hz}$ , BW = 100 kHz		340		$\mu\text{V}_{\text{RMS}}$
CMRR	Common-mode rejection ratio	$f_{\text{IN}} = 0\text{ Hz}$ , $V_{\text{CM min}} \leq V_{\text{CM}} \leq V_{\text{CM max}}$		-101		dB
		$f_{\text{IN}} = 10\text{ kHz}$ , $V_{\text{CM min}} \leq V_{\text{CM}} \leq V_{\text{CM max}}$		-101		
PSRR	Power-supply rejection ratio	VDD from 3.0 V to 5.5 V, at dc, input referred		-120		dB
		$\text{INP} = \text{INN} = \text{HGND}$ , VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple, input referred		-108		



## 6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{DD} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $I_{NP} = -50\text{ mV}$  to  $+50\text{ mV}$ ,  $I_{NN} = \text{HGND} = 0\text{ V}$ , and the external components listed in the *Typical Application* section; typical specifications are at  $T_A = 25^\circ\text{C}$ , and  $V_{DD} = 3.3\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>						
I <sub>DD</sub>	Low-side supply current	no external load on HLDO		27.5	40	mA
		1 mA external load on HLDO		29.5	42	
V <sub>DDUV</sub>	VDD analog undervoltage detection threshold	VDD rising			2.9	V
		VDD falling			2.8	
V <sub>DDPOR</sub>	VDD digital reset threshold	VDD rising			2.5	V
		VDD falling			2.4	
V <sub>DCDC_OUT</sub>	DCDC output voltage	DCDC_OUT to HGND	3.1	3.5	4.65	V
V <sub>DCDCUV</sub>	DCDC output undervoltage detection threshold voltage	DCDC output falling	2.1	2.25		V
V <sub>HLDO_OUT</sub>	High-side LDO output voltage	HLDO to HGND, up to 1 mA external load	3	3.2	3.4	V
V <sub>HLDOUV</sub>	High-side LDO output undervoltage detection threshold voltage	HLDO output falling	2.4	2.6		V
I <sub>H</sub>	High-side supply current for auxiliary circuitry	Load connected from HLDO_OUT to HGND, non-switching			1	mA
t <sub>AS</sub>	Analog settling time	VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling		0.9	1.4	ms

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditions.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:  

$$TCV_{OS} = (Value_{MAX} - Value_{MIN}) / TempRange$$
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:  

$$TCE_G (ppm) = (Value_{MAX} - Value_{MIN}) / (Value_{(T=25^\circ\text{C})} \times TempRange) \times 10^6$$

## 6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Output signal rise time			1.3		μs
t <sub>f</sub>	Output signal fall time			1.3		μs
	V <sub>INx</sub> to V <sub>OUTx</sub> signal delay (50% – 10%)	Unfiltered output		1.2	1.5	μs
	V <sub>INx</sub> to V <sub>OUTx</sub> signal delay (50% – 50%)	Unfiltered output		1.6	2.1	μs
	V <sub>INx</sub> to V <sub>OUTx</sub> signal delay (50% – 90%)	Unfiltered output		2.3	3	μs

### 6.11 Timing Diagram






Figure 6-1. Rise, Fall, and Delay Time Waveforms


## 6.12 Insulation Characteristics Curves



**Figure 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE**



**Figure 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE**



$T_A$  up to 150°C, stress-voltage frequency = 60 Hz,  
 isolation working voltage = 1200  $V_{RMS}$ , operating lifetime = 76 years

**Figure 6-4. Reinforced Isolation Capacitor Lifetime Projection**

### 6.13 Typical Characteristics

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and  $f_{IN} = 10$  kHz (unless otherwise noted)




Figure 6-5. Input Bias Current vs Common-Mode Input Voltage




Figure 6-6. Input Bias Current vs Supply Voltage




Figure 6-7. Input Bias Current vs Temperature




Figure 6-8. Output Voltage vs Input Voltage




Figure 6-9. Output Common-Mode Voltage vs Supply Voltage










Figure 6-10. Output Common-Mode Voltage vs Temperature

### 6.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f<sub>IN</sub> = 10 kHz (unless otherwise noted)



### 6.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f<sub>IN</sub> = 10 kHz (unless otherwise noted)




Figure 6-17. Gain Error vs Supply Voltage




Figure 6-18. Gain Error vs Temperature




Figure 6-19. Nonlinearity vs Input Voltage




Figure 6-20. Nonlinearity vs Supply Voltage




Figure 6-21. Nonlinearity vs Temperature




Figure 6-22. Signal-to-Noise Ratio vs Input Voltage

### 6.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f<sub>IN</sub> = 10 kHz (unless otherwise noted)




Figure 6-23. Signal-to-Noise Ratio vs Supply Voltage




Figure 6-24. Signal-to-Noise Ratio vs Temperature




Figure 6-25. Total Harmonic Distortion vs Supply Voltage




Figure 6-26. Total Harmonic Distortion vs Temperature




Figure 6-27. Input-Referred Noise Density vs Frequency




Figure 6-28. Common-Mode Rejection Ratio vs Input Frequency

### 6.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and  $f_{IN} = 10$  kHz (unless otherwise noted)




Figure 6-29. Common-Mode Rejection Ratio vs Temperature




Figure 6-30. Power-Supply Rejection Ratio vs Ripple Frequency




Figure 6-31. Supply Current vs Supply Voltage




Figure 6-32. Supply Current vs Temperature




Figure 6-33. High-Side LDO Line Regulation




Figure 6-34. Output Rise and Fall time vs Supply Voltage



### 6.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and  $f_{IN} = 10$  kHz (unless otherwise noted)




Figure 6-35. Output Rise and Fall Time vs Temperature




Figure 6-36.  $V_{IN}$  to  $V_{OUT}$  Signal Delay vs Supply Voltage




Figure 6-37.  $V_{IN}$  to  $V_{OUT}$  Signal Delay vs Temperature


## 7 Detailed Description

### 7.1 Overview

The AMC3302 is a fully differential, precision, isolated amplifier with an integrated DC/DC converter that can supply the device from a single 3.3-V or 5-V voltage supply on the low-side. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the highside from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins that is proportional to the input signal.

The signal path is isolated by a double capacitive silicon dioxide ( $\text{SiO}_2$ ) insulation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Analog Input


The differential amplifier input stage of the AMC3302 feeds a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator. The gain of the differential amplifier is set by internal precision resistors with a differential input impedance of  $R_{IND}$ . The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the [Data Isolation Channel Signal Transmission](#) section.

There are two restrictions on the analog input signals (INP and INN). First, if the input voltages  $V_{INP}$  or  $V_{INN}$  exceed the range specified in the [Absolute Maximum Ratings](#) table, the input current must be limited to the absolute maximum value, because the device input electrostatic discharge (ESD) diodes turns on. In addition, the linearity and parametric performance of the device are ensured only when the analog input voltage remains within linear full-scale range ( $V_{FSR}$ ) and within the common-mode input voltage range ( $V_{CM}$ ) as specified in the [Recommended Operating Conditions](#) table.

### 7.3.2 Data Isolation Channel Signal Transmission

The AMC3302 uses an on-off keying (OOK) modulation scheme, as shown in [Figure 7-1](#), to transmit the modulator output bitstream across the capacitive  $\text{SiO}_2$ -based isolation barrier. The transmit driver (TX) shown in the [Functional Block Diagram](#) transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC3302 is 480 MHz.


The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and produces the output. The AMC3302 transmission (TX) channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.



**Figure 7-1. OOK-Based Modulation Scheme**

### 7.3.3 Analog Output

The AMC3302 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ( $V_{INP} - V_{INN}$ ) in the range from  $-50$  mV to  $50$  mV, the device provides a linear response with a nominal gain of 41. For example, for a differential input voltage of  $50$  mV, the differential output voltage ( $V_{OUTP} - V_{OUTN}$ ) is  $2.05$  V. At zero input (INP shorted to INN), both pins output the same common-mode output voltage  $V_{CMout}$ , as specified in the [Electrical Characteristics](#) table. For absolute differential input voltages greater than  $50$  mV but less than  $64$  mV, the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate at a differential output voltage of  $V_{CLIPout}$ , as shown in [Figure 7-2](#), if the differential input voltage exceeds the  $V_{Clipping}$  value.



**Figure 7-2. Output Behavior of the AMC3302**

The AMC3302 provides a failsafe output that simplifies diagnostics on system level. [Figure 7-2](#) shows the failsafe mode, in which the AMC3302 outputs a negative differential output voltage that does not occur under normal operating conditions. The failsafe output is active in two cases:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side)
- The high-side DC/DC output voltage (DCDC\_OUT) or the high-side LDO output voltage (HLDO\_OUT) drop below their respective undervoltage detection thresholds (brown-out)

Use the maximum  $V_{FAILSAFE}$  voltage specified in the [Electrical Characteristics](#) table as a reference value for the failsafe detection on the system level.

### 7.3.4 Isolated DC/DC Converter

The AMC3302 offers a fully integrated isolated DC/DC converter that includes following components illustrated in the [Functional Block Diagram](#):

- Low-dropout regulator (LDO) on the low-side side to stabilize the supply voltage VDD that drives the low-side of the converter. This circuit does not output a constant voltage and is not intended for driving any external load.
- Low-side full-bridge inverter and drivers.
- Laminate-based, air-core transformer for high immunity to magnetic fields.
- High-side full-bridge rectifier.
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path.


The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronized to the operation of the  $\Delta\Sigma$  modulator to minimize the interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3302 and can source up to  $I_H$  of additional DC current for an optional auxiliary circuit such as an active filter, preamplifier, or comparator.  $I_H$  is specified in the [Electrical Characteristics](#) table as a DC, non-switching current.

### 7.3.5 Diagnostic Output

As shown in [Figure 7-3](#), the open-drain DIAG pin can be monitored to confirm the device is operational and the output voltage is valid. During power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. During normal operation, the DIAG pin is in high-impedance (Hi-Z) state and is pulled high through an external pullup resistor. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side). In this case, the amplifier outputs are driven to the  $V_{\text{FAILSAFE}}$  value, see [Figure 7-2](#).
- The high-side DC/DC output voltage (DCDC\_OUT) or the high-side LDO output voltage (HLDO\_OUT) drop below their respective undervoltage detection thresholds (brown-out). In this case, the low-side may still receive data from the high-side but the data may not be valid. The amplifier outputs are driven to  $V_{\text{FAILSAFE}}$  value, see [Figure 7-2](#).



**Figure 7-3. DIAG Output Under Different Operating Conditions**

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pullup resistor or leave open if not used.

### 7.4 Device Functional Modes

The AMC3302 is operational when the power supply VDD is applied, as specified in the [Recommended Operating Conditions](#) table.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The low analog input voltage range, excellent accuracy, and low temperature drift make the AMC3302 a high-performance solution for industrial applications where shunt-based current sensing in the presence of high common-mode voltage levels is required.

### 8.2 Typical Application

The AMC3302 is ideally suited for shunt-based, current-sensing applications where accurate current monitoring is required in the presence of high common-mode voltages. The AMC3302 integrates an isolated power supply for the high-voltage side and therefore makes the device particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

Figure 8-1 shows a simplified schematic of the AMC3302 in a solar inverter where the phase current is measured on the grid-side of an LCL filter. Although the system offers a supply for the high-side gate driver, there is a large common-mode voltage between the gate driver supply ground reference and the shunt resistor on the other side of the LCL filter. Therefore, the gate driver supply is not suitable for powering the high-side of an isolated amplifier that measures the voltage across the shunt. The integrated isolated power supply of the AMC3302 solves that problem and enables current sensing at locations that is optimal for the system.

Figure 8-1 also shows the AMC3330 being used for sensing the AC output voltage.




Figure 8-1. The AMC3302 in a Solar Inverter Application

## 8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

**Table 8-1. Design Requirements**

PARAMETER	VALUE
Supply voltage	3.3 V or 5 V
Voltage drop across the shunt for a linear response ( $V_{SHUNT}$ )	$\pm 50$ mV (maximum)

## 8.2.2 Detailed Design Procedure

The AMC3302 requires a single 3.3-V or 5-V supply on its low side. The high-side supply is internally generated by an integrated DC/DC converter, as explained in the [Isolated DC/DC Converter](#) section.

The ground reference (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input (INN) of the AMC3302. If a four-pin shunt is used, the inputs of the device are connected to the inner leads and HGND is connected to one of the outer leads. To minimize offset and improve accuracy, set the ground connection to a separate trace that connects directly to the shunt resistor rather than shorting HGND to INN directly at the input to the device. See the [Layout](#) section for more details.

### 8.2.2.1 Shunt Resistor Sizing

Use Ohm's Law to calculate the voltage drop across the shunt resistor ( $V_{SHUNT}$ ) for the desired measured current:  $V_{SHUNT} = I \times R_{SHUNT}$ .

Consider the following two restrictions to choose the proper value of the shunt resistor,  $R_{SHUNT}$ :


- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range:  $|V_{SHUNT}| \leq |V_{FSR}|$
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output:  $|V_{SHUNT}| \leq |V_{Clipping}|$

### 8.2.2.2 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the  $\Delta\Sigma$  modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- The impedances measured from the analog inputs are equal

For most applications the structure shown in Figure 8-2 achieves excellent performance.



**Figure 8-2. Differential Input Filter**

### 8.2.2.3 Differential to Single-Ended Output Conversion

Figure 8-3 shows an example of a TLV6001-based signal conversion and filter circuit for systems using single-ended-input ADCs to convert the analog output voltage into digital. With  $R1 = R2 = R3 = R4$ , the output voltage equals  $(V_{OUTP} - V_{OUTN}) + V_{REF}$ . Tailor the bandwidth of this filter stage to the bandwidth requirement of the system. For most applications,  $R1 = R2 = R3 = R4 = 3.3\text{ k}\Omega$  and  $C1 = C2 = 330\text{ pF}$  yields good performance.




Figure 8-3. Connecting the AMC3302 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of successive-approximation-register (SAR) ADCs, see the [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#), available for download at [www.ti.com](http://www.ti.com).

### 8.2.3 Application Curve

One important aspect of power-stage design is the effective detection of an overcurrent condition to protect the switching devices and passive components from damage. To power off the system quickly in the event of an overcurrent condition, a low delay caused by the isolated amplifier is required. [Step Response of the AMC3302](#) shows the typical fullscale step response of the AMC3302.




Figure 8-4. Step Response of the AMC3302



### 8.3 What to Do and What Not to Do

Do not leave the analog inputs INP and INN of the AMC3302 unconnected (floating) when the device is powered up. If the device inputs are left floating, the input bias current may drive the inputs to a positive value that exceeds the operating common-mode input voltage, leaving the output of the device undetermined.

Connect the negative input (INN) to the high-side ground (HGND), either by a hard short or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Do not exceed the input common-mode range specified in the [Recommended Operating Conditions](#) table. For best accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting AGND to INN directly at the input to the device. See the [Layout](#) section for more details.

The high-side LDO can source a limited amount of current ( $I_H$ ) to power external circuitry. Take care not to overload the high-side LDO.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the LDO\_OUT pin.

## 9 Power Supply Recommendations


The AMC3302 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V or 5 V. TI recommends a low-ESR decoupling capacitor of 1 nF (C8 in Figure 9-1) placed as close as possible to the VDD pin, followed by a 1- $\mu$ F capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC\_IN and DCDC\_GND pins. Use a 1- $\mu$ F capacitor (C2) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC\_OUT and DCDC\_HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3302, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace to make this connection instead of shorting HGND to INN directly at the device input. The high-side DC/DC ground terminal (DCDC\_HGND) is shorted to HGND directly at the device pins.

As shown in Figure 9-1, TI recommends placing ferrite beads in the INP, INN, and HGND signal lines for best EMI performance. For more information on reducing radiated emissions and guidelines for component selection, see the [Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note](#) available for download at [www.ti.com](http://www.ti.com)



**Figure 9-1. Decoupling the AMC3302**

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

Table 9-1 lists components suitable for use with the AMC3302. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3302.

**Table 9-1. Recommended External Components**

DESCRIPTION		PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
<b>VDD</b>				
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A <sup>(1)</sup>	AVX	1206, 3.2 mm x 1.6 mm
		C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C9	1 μF ± 10%, X7R, 25 V	12063C105KAT2A <sup>(1)</sup>	AVX	1206, 3.2 mm x 1.6 mm
		CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
<b>DC/DC CONVERTER</b>				
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 μF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
<b>HLDO</b>				
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C5	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA <sup>(1)</sup>	TDK	1206, 3.2 mm x 1.6 mm
	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C6	1 nF ± 10%, X7R, 50 V	12065C102KAT2A <sup>(1)</sup>	AVX	1206, 3.2 mm x 1.6 mm
		C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
<b>FERRITE BEADS</b>				
FB1, FB2, FB3	Ferrite bead <sup>(2)</sup>	74269244182	Würth Elektronik	0402, 1.0 mm x 0.5 mm
		BLM15HD182SH1	Murata	0402, 1.0 mm x 0.5 mm
		BKH1005LM182-T	Taiyo Yuden	0402, 1.0 mm x 0.5 mm

(1) Component used for parametric validation.

(2) No ferrite beads used for parametric validation.


## 10 Layout

### 10.1 Layout Guidelines

Figure 10-1 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC3302 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC3302 and keep the layout of both connections symmetrical.

To avoid errors in the measurement caused by the input bias currents of the AMC3302, connect the high-side ground pin (HGND) to the IIN-side of the shunt resistor. Use a separate trace in the layout to make this connection to maintain equal currents in the IIN and INP traces.

### 10.2 Layout Example



**Figure 10-1. Recommended Layout of the AMC3302**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Isolation Glossary application report](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application report](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application report](#)
- Texas Instruments, [AMC3330 Precision, ±1-V Input, Reinforced Isolated Amplifier data sheet](#)
- Texas Instruments, [TLV600x Low-Power, Rail-to-Rail In/Out, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet](#)
- Texas Instruments, [18-Bit, 1-MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#)
- Texas Instruments, [18-Bit, 1-MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#)
- Texas Instruments, [Isolated Amplifier Voltage Sensing Excel Calculator design tool](#)
- Texas Instruments, [Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note](#)

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on [Subscribe to updates](#) to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC3302DWE	ACTIVE	SOIC	DWE	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3302	<a href="#">Samples</a>
AMC3302DWER	ACTIVE	SOIC	DWE	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3302	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF AMC3302 :**

- Automotive : [AMC3302-Q1](#)

## NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC3302DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3302DWER	SOIC	DWE	16	2000	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
AMC3302DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6




# DWE0016A

# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4223098/A 07/2016

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DWE0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated